DataSheetWiki


MB9BF567R fiches techniques PDF

Cypress Semiconductor - Microcontroller

Numéro de référence MB9BF567R
Description Microcontroller
Fabricant Cypress Semiconductor 
Logo Cypress Semiconductor 





1 Page

No Preview Available !





MB9BF567R fiche technique
MB9B560R Series
32-Bit ARM® Cortex® - M4F
FM4 Microcontroller
Devices in the MB9B560R Series are highly integrated 32-bit microcontrollers with high performance and competitive cost.
This series is based on the ARM® Cortex®-M4F Processor with on-chip Flash memory and SRAM. The series has peripheral
functions such as Motor Control Timers, ADCs and Communication Interfaces (USB, CAN, UART, CSIO, I2C, LIN).
Features
32-bit ARM® Cortex®-M4F Core
Processor version: r0p1
Up to 160 MHz Frequency Operation
FPU built-in
Support DSP instruction
Memory Protection Unit (MPU): improves the reliability of an
embedded system
Integrated Nested Vectored Interrupt Controller (NVIC): 1
NMI (non-maskable interrupt) and 128 peripheral interrupts
and 16 priority levels
24-bit System timer (Sys Tick): System timer for OS task
management
On-chip Memories
Flash memory
These series are based on two independent on-chip Flash
memories.
MainFlash memory
Up to 1024 Kbytes
Built-in Flash Accelerator System with 16 Kbytes trace
buffer memory
The read access to Flash memory can be achieved
without wait-cycle up to operation frequency of 72 MHz.
Even at the operation frequency more than 72 MHz, an
equivalent access to Flash memory can be obtained by
Flash Accelerator System.
Security function for code protection
WorkFlash memory
32 Kbytes
Read cycle:
6wait-cycle: the operation frequency more than 120 MHz,
and up to 160 MHz
4wait-cycle: the operation frequency more than 72 MHz,
and up to 120 MHz
2wait-cycle: the operation frequency more than 40 MHz,
and up to 72 MHz
0wait-cycle: the operation frequency up to 40 MHz
Security function is shared with code protection
SRAM
This is composed of three independent SRAMs (SRAM0,
SRAM1, and SRAM2). SRAM0 is connected to I-code bus and
D-code bus of Cortex-M4F core. SRAM1 and SRAM2 are
connected to System bus of Cortex-M4F core.
SRAM0: Up to 64 Kbytes
SRAM1: Up to 32 Kbytes
SRAM2: Up to 32 Kbytes
External Bus Interface
Supports SRAM, NOR, NAND Flash, and SDRAM device
Up to 9 chip selects CS0 to CS8 (CS8 is only for SDRAM)
8-/16-bit Data width
Up to 25-bit Address bit
Supports Address/Data multiplex
Supports external RDY function
Supports scramble function
Possible to set the validity/invalidity of the scramble
function for the external areas 0x6000_0000 to
0xDFFF_FFFF in 4 Mbytes units.
Possible to set two kinds of the scramble key
Note:
It is necessary to prepare the dedicated software library
to use the scramble function.
USB Interface
USB interface is composed of Function and Host.
[USB function]
USB2.0 Full-Speed supported
Max 6 Endpoint supported
Endpoint 0 is control transfer
Endpoint 1, 2 can be selected Bulk-transfer,
Interrupt-transfer or Isochronous-transfer
Endpoint 3 to 5 can select Bulk-transfer or
Interrupt-transfer
Endpoint 1 to 5 comprise Double Buffer
The size of each endpoint is according to the follows.
Endpoint 0, 2 to 5: 64 bytes
Endpoint 1: 256 bytes
Cypress Semiconductor Corporation
Document Number: 002-04864 Rev.*A
• 198 Champion Court • San Jose, CA 95134-1709
408-943-2600
Revised March 3, 2016

PagesPages 30
Télécharger [ MB9BF567R ]


Fiche technique recommandé

No Description détaillée Fabricant
MB9BF567M Microcontroller Cypress Semiconductor
Cypress Semiconductor
MB9BF567N Microcontroller Cypress Semiconductor
Cypress Semiconductor
MB9BF567R Microcontroller Cypress Semiconductor
Cypress Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche