DataSheetWiki


LS7083N fiches techniques PDF

LSI - QUADRATURE CLOCK CONVERTER

Numéro de référence LS7083N
Description QUADRATURE CLOCK CONVERTER
Fabricant LSI 
Logo LSI 





1 Page

No Preview Available !





LS7083N fiche technique
LSI/CSI
LS7083N
LS7084N
U® L
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405
A3800
QUADRATURE CLOCK CONVERTER
June 2015
FEATURES:
• x1 and x4 mode selection
• Up to 16MHz output clock frequency
• Programmable output clock pulse width
• On-chip filtering of inputs for optical or
magnetic encoder applications.
• TTL and CMOS compatible I/Os
• +3V to +12V operation (VDD - VSS)
LS7083N, LS7084N (DIP);
LS7083NS, LS7084NS (SOIC) - See Figure 1
Applications:
• Interface incremental encoders to Up / Down Counters
(See Figure 6A and Figure 6B)
• Interface rotary encoders to Digital Potentiometers
(See Figure 7)
DESCRIPTION:
The LS7083N and LS7084N are CMOS quadrature clock con-
verters. Quadrature clocks derived from optical or magnetic en-
coders, when applied to the A and B inputs of the LS7083N or
LS7084N, are converted to strings of Up Clocks and Down
Clocks ( LS7083N) or to a Clock and an Up/Down direction con-
trol (LS7084N). These outputs can be interfaced directly with
standard Up/Down counters for direction and position sensing of
the encoder.
INPUT/OUTPUT DESCRIPTION:
RBIAS (Pin 1)
Input for external component connection. A resistor connected
between this input and VSS adjusts the output clock pulse width
(Tow). For proper operation, the output clock pulse width must be
less than or equal to the A, B pulse separation (TOW TPS).
VDD (Pin 2)
Supply Voltage positive terminal.
VSS (Pin 3)
Supply Voltage negative terminal.
A (Pin 4)
Quadrature Clock Input A. This input has a filter circuit to validate
input logic level and eliminate encoder dither.
B (Pin 5)
Quadrature Clock Input B. This input has a filter circuit identical
to input A.
Mode (Pin 6)
Mode is a 3-state input to select resolutions x1, x2 or x4. The se-
lected resolution multiplies the input quadrature clock rate by 1, 2
and 4, respectively, in producing the outputs UPCK / DNCK and
CLK (see Figure 2).
The Mode input logic levels selects resolutions as follows:
Logic 0 = x1 Float = x2 Logic 1 = x4
PIN ASSIGNMENT - TOP VIEW
RBIAS 1
VDD (+V ) 2
VSS (-V ) 3
A4
8 UPCK
7 DNCK
6 MODE
5B
RBIAS 1
VDD (+V ) 2
VSS (-V ) 3
A4
8 CLK
7 UP/DN
6 MODE
5B
FIGURE 1
LS7083N - DNCK (Pin 7)
In LS7083N, this is the DOWN Clock Output. This output consists of
low-going pulses generated when A input lags the B input.
LS7084N - UP/DN (Pin 7)
In LS7084N, this is the count direction indication output. When A
input leads the B input, the UP/DN output goes high indicating that
the count direction is UP. When A input lags the B input, UP/DN
output goes low, indicating that the count direction is DOWN.
LS7083N - UPCK (Pin 8)
In LS7083N, this is the UP Clock output. This output consists of
low-going pulses generated when A input leads the B input.
LS7084N - CLK (Pin 8)
In LS7084N, this is the combined UP Clock and DOWN Clock out-
put. The count direction at any instant is indicated by the UP/DN
output (Pin 7).
NOTE: For the LS7084N, the timing of CLK and UP/DN requires
that the counter interfacing with LS7084N counts on the rising edge
of the CLK pulses.
7083N/84N-062315 -1

PagesPages 4
Télécharger [ LS7083N ]


Fiche technique recommandé

No Description détaillée Fabricant
LS7083 QUADRATURE CLOCK CONVERTER LSI Computer Systems
LSI Computer Systems
LS7083N QUADRATURE CLOCK CONVERTER LSI
LSI
LS7083NS-14 QUADRATURE CLOCK CONVERTER LSI
LSI

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche