CL-PS7500FE Datasheet PDF - Cirrus Logic
| Part Number | CL-PS7500FE | |
| Description | System-on-a Chip for Internet Appliance | |
| Manufacturers | Cirrus Logic | |
| Logo |  |
|
|
There is a preview and CL-PS7500FE download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
www.DataSheet4U.com
CL-PS7500FE
Advance Data Book
FEATURES
s Available in 56- and 40-MHz speed grades
s System-on-a-chip solution
— 32-bit ARM7 processor with MMU
— 4K unified cache
— FPU (floating point unit)
— Graphics controller drives CRT or LCD
— CD-quality sound audio controller
— DRAM controller
— ROM/Flash controller
— Three-channel DMA for video, cursor, and sound
— PC-style I/O bus
— Two-state power management
— Eight general-purpose I/O lines
s Performance
— 50 Vax™-MIPS (Dhrystone®) at 56 MHz
— Up to 12 Mflops, double-precision FP (LINPACK)
s FPU
— Implements ANSI/IEEE Std 754-1985
— Single, double, and extended precision
System-on-a Chip for
Internet Appliance
OVERVIEW
The Cirrus Logic CL-PS7500FE is designed to be
used in internet appliances such as the network
computer, smart-TV, intranet terminal, screen
phones, DVD players, and so on.
The massively integrated CL-PS7500FE offers a
complete system-on-a-chip solution that includes a
32-bit ARM CPU with cache and MMU, CRT and
LCD controller, memory controller, FPU, CD-quality
sound controller, interface to the Cirrus Logic DSP
device for 56K modem and speakerphone, and a
PC-type I/O bus. To handle streaming of audio and
video data on the Internet, the CL-PS7500FE
includes a double-precision FPU to accelerate
software codecs.
Functional
Block Diagram
(cont.)
COLOR LCD SVGA MONITOR
TV HEADPHONES
(cont.)
ROM
DRAM
(4 MBYTE, TYP)
ENCODER
PAL/NTSC
CD-DAC
CS4333
CONFIG. MEMORY
(NON-VOL.)
REALTIME CLOCK
FRONT PANEL:
STATUS LEDs
RUN/STANDBY SW
MEMORY BUS
VIDEO O/P
(RGB)
AUDIO O/P
(32 BIT)
I/O PORT
CL-PS7500FE
240-PIN PQFP
ISA-STYLE
BUS
2 ANALOG
2*PS/2 PORTS
INPUTS
www.DataSheet4U.com
KEYBOARD
MOUSE
GAMES DEVICE
(ANALOG)
Version 2.0
56k MODEM
CL-MD34XX
ETHERNET
CS89XX
June 1997
|
| |
 
www.DataSheet4U.com
CL-PS7500FE
System-on-a-Chip for Internet Appliance
6. ARM PROCESSOR MMU .................................................................................................... 38
6.1 MMU Program-Accessible Registers................................................................................................38
6.1.1 Translation Table Base Register ......................................................................................39
6.1.2 Domain Access Control Register......................................................................................39
6.1.3 Fault Status Register ........................................................................................................39
6.1.4 Fault Address Register .....................................................................................................39
6.2 Address Translation ..........................................................................................................................39
6.3 Translation Process ..........................................................................................................................40
6.3.1 TTB (Translation Table Base)............................................................................................40
6.3.2 Level One Fetch................................................................................................................40
6.3.3 Level One Descriptor ........................................................................................................41
6.3.4 Page Table Descriptor.......................................................................................................41
6.3.5 Section Descriptor ............................................................................................................42
6.4 Translating Section References ........................................................................................................42
6.4.1 Level Two Descriptor.........................................................................................................42
6.5 Translating Small Page References..................................................................................................44
6.6 Translating Large Page References .................................................................................................45
6.7 MMU Faults and CPU Aborts ...........................................................................................................47
6.8 Fault Address and Fault Status Registers (FAR, FSR).....................................................................47
6.9 Domain Access Control ....................................................................................................................48
6.10 Fault-Checking Sequence ................................................................................................................48
6.10.1 Alignment Fault.................................................................................................................49
6.10.2 Translation Fault................................................................................................................50
6.10.3 Domain Fault ....................................................................................................................50
6.10.4 Permission Fault ...............................................................................................................50
6.11 External Aborts.................................................................................................................................50
6.11.1 Interaction of the MMU, IDC, and Write Buffer..................................................................51
7. REGISTER DESCRIPTIONS................................................................................................ 52
7.1 Register Configuration......................................................................................................................52
7.1.1 Big and Little Endian (the Bigend Bit) ...............................................................................52
7.1.2 Configuration Bits for Backward Compatibility ..................................................................53
7.2 Operating Mode Selection ................................................................................................................54
7.3 Registers ..........................................................................................................................................55
7.3.1 PSRs (Program Status Registers) ....................................................................................56
7.4 Exceptions ........................................................................................................................................57
7.4.1 FIQ....................................................................................................................................57
7.4.2 IRQ ...................................................................................................................................58
7.4.3 Abort .................................................................................................................................58
7.4.4 Software Interrupt .............................................................................................................59
7.4.5 Undefined Instruction Trap ................................................................................................60
7.4.6 Vector Summary ...............................................................................................................60
7.4.7 Exception Priorities...........................................................................................................61
7.4.8 Interrupt Latencies............................................................................................................61
7.4.9 Reset ................................................................................................................................61
7.5 Configuration Control Registers .......................................................................................................62
7.5.1 Backward Compatibility ....................................................................................................62
7.5.2 Internal Coprocessor Instructions.....................................................................................62
www.Da7.t5a.3SheeRt4egUis.tceorsm.......................................................................................................................... 63
7.6 Register 1: Control (Write only) ........................................................................................................64
4
TABLE OF CONTENTS
ADVANCE DATA BOOK v2.0
June 1997
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CL-PS7500FE electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ CL-PS7500FE.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| CL-PS7500FE | The function is System-on-a Chip for Internet Appliance. Cirrus Logic | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CL-P
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||