DataSheetWiki


NB100LVEP91 fiches techniques PDF

ON Semiconductor - 2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator

Numéro de référence NB100LVEP91
Description 2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





NB100LVEP91 fiche technique
NB100LVEP91
2.5 V/3.3 V Any Level
Positive Input to
-2.5 V/-3.3 V LVNECL
Output Translator
Description
The NB100LVEP91 is a triple any level positive input to NECL
output translator. The device accepts LVPECL, LVTTL, LVCMOS,
HSTL, CML or LVDS signals, and translates them to differential
LVNECL output signals (2.5 V / 3.3 V).
To accomplish the level translation the LVEP91 requires three
power rails. The VCC pins should be connected to the positive power
supply, and the VEE pin should be connected to the negative power
supply. The GND pins are connected to the system ground plane. Both
VEE and VCC should be bypassed to ground via 0.01 mF capacitors.
Under open input conditions, the D input will be biased at VCC/2
and the D input will be pulled to GND. These conditions will force the
Q outputs to a low state, and Q outputs to a high state, which will
ensure stability.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
Features
Maximum Input Clock Frequency > 2.0 GHz Typical
Maximum Input Data Rate > 2.0 Gb/s Typical
500 ps Typical Propagation Delay
Operating Range:
VCC = 2.375 V to 3.8 V; VEE = 2.375 V to 3.8 V; GND = 0 V
Q Output will Default LOW with Inputs Open or at GND
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
www.onsemi.com
20
1
SOIC20 WB
DW SUFFIX
CASE 751D05
24 1
QFN24
MN SUFFIX
CASE 485L01
MARKING DIAGRAMS*
20
NB100LVEP91
AWLYYWWG
1
24
1 N100
VP91
ALYWG
G
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or G = Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
Device
Package
Shipping
MB100LVEP91DWG
SOIC20 WB 38 Units/Tube
(Pb-Free)
MB100LVEP91DWR2G SOIC20 WB 1000/Tape & Reel
(Pb-Free)
MB100LVEP91MNG
QFN24
(Pb-Free)
92 Units/Tube
MB100LVEP91MNR2G
QFN24 3000/Tape & Reel
(Pb-Free)
†For information on tape and reel specifications, in-
cluding part orientation and tape sizes, please refer
to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2016
August, 2016 Rev. 19
1
Publication Order Number:
NB100LVEP91/D

PagesPages 11
Télécharger [ NB100LVEP91 ]


Fiche technique recommandé

No Description détaillée Fabricant
NB100LVEP91 2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator ON Semiconductor
ON Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche