DataSheetWiki


8SLVP1208 fiches techniques PDF

IDT - LVPECL Output Fanout Buffer

Numéro de référence 8SLVP1208
Description LVPECL Output Fanout Buffer
Fabricant IDT 
Logo IDT 





1 Page

No Preview Available !





8SLVP1208 fiche technique
Low Phase Noise, 1-to-8, 3.3V, 2.5V
LVPECL Output Fanout Buffer
8SLVP1208
DATA SHEET
General Description
The 8SLVP1208 is a high-performance differential LVPECL fanout
buffer. The device is designed for the fanout of high-frequency, very
low additive phase-noise clock and data signals. The 8SLVP1208 is
characterized to operate from a 3.3V and 2.5V power supply.
Guaranteed output-to-output and part-to-part skew characteristics
make the 8SLVP1208 ideal for those clock distribution applications
demanding well-defined performance and repeatability. Two
selectable differential inputs and eight low skew outputs are available.
The integrated bias voltage generators enables easy interfacing of
single-ended signals to the device inputs. The device is optimized for
low power consumption and low additive phase noise.
Features
Eight low skew, low additive jitter LVPECL output pairs
Two selectable, differential clock input pairs
Differential pairs can accept the following differential input
levels: LVDS, LVPECL, CML
Maximum input clock frequency: 2GHz
LVCMOS interface levels for the control input (input select)
Output skew: 28ps (typical)
Propagation delay: 410ps (maximum)
Low additive phase jitter, RMS: 54.1fs (maximum)
(fREF = 156.25MHz, VPP = 1V, 12kHz - 20MHz)
Full 3.3V and 2.5V supply voltage
Maximum device current consumption (IEE): 141mA
Available in lead-free (RoHS 6), 28-Lead VFQFN package
-40°C to 85°C ambient operating temperature
Differential PCLK0, nPCLK0 and PCLK1, nPCLK1 pairs can also
accept single-ended LVCMOS levels. See Applications section
Wiring the Differential Input to Accept Single-Ended Levels
(Figure 1A and Figure 1B)
Block Diagram
VCC
PCLK0
nPCLK0
Pulldown
Pullup/Pulldown
VCC
PCLK1
nPCLK1
Pulldown
Pullup/Pulldown
0 fREF
1
SEL Pulldown
VREF
Voltage
Reference
8SLVP1208 REVISION 1 08/28/14
Pin Assignment
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
Q6 8SLVP1208
nQ6 28-Lead LFCSP
Q7 5mm x 5mm x 0.75mm package body
nQ7 NB Package
Top View
1 ©2014 Integrated Device Technology, Inc.

PagesPages 23
Télécharger [ 8SLVP1208 ]


Fiche technique recommandé

No Description détaillée Fabricant
8SLVP1204 LVPECL Output Fanout Buffer IDT
IDT
8SLVP1208 LVPECL Output Fanout Buffer IDT
IDT

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche