DataSheetWiki


CD4035BM fiches techniques PDF

National Semiconductor - 4-Bit Parallel-In/Parallel-Out Shift Register

Numéro de référence CD4035BM
Description 4-Bit Parallel-In/Parallel-Out Shift Register
Fabricant National Semiconductor 
Logo National Semiconductor 





1 Page

No Preview Available !





CD4035BM fiche technique
February 1988
CD4035BM CD4035BC
4-Bit Parallel-In Parallel-Out Shift Register
General Description
The CD4035B 4-bit parallel-in parallel-out shift register is a
monolithic complementary MOS (CMOS) integrated circuit
constructed with P- and N-channel enhancement mode
transistors This shift register is a 4-stage clocked serial reg-
ister having provisions for synchronous parallel inputs to
each stage and serial inputs to the first stage via JK logic
Register stages 2 3 and 4 are coupled in a serial ‘‘D’’ flip-
flop configuration when the register is in the serial mode
(parallel serial control low)
Parallel entry via the ‘‘D’’ line of each register stage is per-
mitted only when the parallel serial control is ‘‘high’’
In the parallel or serial mode information is transferred on
positive clock transitions
When the true complement control is ‘‘high’’ the true con-
tents of the register are available at the output terminals
When the true complement control is ‘‘low’’ the outputs are
the complements of the data in the register The true com-
plement control functions asynchronously with respect to
the clock signal
JK input logic is provided on the first stage serial input to
minimize logic requirements particularly in counting and se-
quence-generation applications With JK inputs connected
together the first stage becomes a ‘‘D’’ flip-flop An asyn-
chronous common reset is also provided
Features
Y Wide supply voltage range
3 0V to 15V
Y High noise immunity
Y Low power TTL
compatibility
0 45 VDD (typ )
Fan out of 2 driving 74L
or 1 driving 74LS
Y 4-stage clocked operation
Y Synchronous parallel entry on all 4 stages
Y JK inputs on first stage
Y Asynchronous true complement control on all outputs
Y Reset control
Y Static flip-flop operation master slave configuration
Y Buffered outputs
Y Low power dissipation
5 mW (typ ) (ceramic)
Y High speed
to 5 MHz
Applications
Y Automotive
Y Data terminals
Y Instrumentation
Y Medical electronics
Y Alarm systems
Y Industrial controls
Y Remote metering
Y Computers
Logic Diagram
P S e 0 e serial mode
T C e 1 e true outputs
TG e transmission gate
TL F 5964 – 1
Input to output is
a) A bidirectional low impedance when control input 1 is low and control input 2 is high
b) An open circuit when control input 1 is high and control input 2 is low
C1995 National Semiconductor Corporation TL F 5964
TL F 5964– 2
RRD-B30M105 Printed in U S A

PagesPages 6
Télécharger [ CD4035BM ]


Fiche technique recommandé

No Description détaillée Fabricant
CD4035B CMOS 4-STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER RCA
RCA
CD4035B CMOS 4-STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER Texas Instruments
Texas Instruments
CD4035BC 4-Bit Parallel-In/Parallel-Out Shift Register National Semiconductor
National Semiconductor
CD4035BC 4-Bit Parallel-In/Parallel-Out Shift Register National Semiconductor
National Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche