DataSheetWiki


CD4515BMS fiches techniques PDF

Intersil Corporation - CMOS 4-Bit Latch/4-to-16 Line Decoders

Numéro de référence CD4515BMS
Description CMOS 4-Bit Latch/4-to-16 Line Decoders
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





CD4515BMS fiche technique
December 1992
CD4514BMS
CD4515BMS
CMOS 4-Bit
Latch/4-to-16 Line Decoders
Features
Pinout
• High-Voltage Types (20-Volt Rating)
• CD4514BMS Output “High” on Select
CD4514BMS, CD4515BMS
TOP VIEW
• CD4515BMS Output “Low” on Select
• Strobed Input Latch
• Inhibit Control
• 100% Tested for Quiescent Current at 20V
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and 25oC
• Noise Margin (Full Package-Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• 5V, 10V, and 15V Parametric Ratings
STROBE 1
DATA 1 2
DATA 2 3
S7 4
S6 5
S5 6
S4 7
S3 8
S2 9
S1 10
S0 11
VSS 12
24 VDD
23 INHIBIT
22 DATA 4
21 DATA 3
20 S10
19 S11
18 S8
17 S9
16 S14
15 S15
14 S12
13 S13
• Standardized, Symmetrical Output Characteristics
• Meets all Requirements of JEDEC Tentative Standard
No. 13B, "Standard Specifications for Description of
Functional Diagram
‘B’ Series CMOS Devices"
Applications
• Digital Multiplexing
• Address Decoding
• Hexadecimal/BCD Decoding
• Program-counter Decoding
• Control Decoder
Description
CD4514BMS and CD4515BMS consist of a 4-bit strobed
latch and a 4-to-16-line decoder. The latches hold the last
input data presented prior to the strobe transition from 1 to 0.
Inhibit control allows all outputs to be placed at
0(CD4514BMS) or 1(CD4515BMS) regardless of the state of
the data or strobe inputs.
VDD = 24
VSS = 12
DATA 1
DATA 2
DATA 3
DATA 4
2
3
21
22
STROBE 1
A 4 TO 16
B DECODER
LATCH C
D
INHIBIT 23
11 S0
9 S1
10 S2
8 S3
7 S4
6 S5
5 S6
4 S7
18 S8
17 S9
20 S10
19 S11
14 S12
13 S13
16 S14
15 S15
The decode truth table indicates all combinations of data
inputs and appropriate selected outputs.
These devices are similar to industry types MC14514 and
MC14515.
The CD4514BMS and CD4515BMS are supplied in these 24
lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4V
H1Z
H4P
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-1188
File Number 3195

PagesPages 9
Télécharger [ CD4515BMS ]


Fiche technique recommandé

No Description détaillée Fabricant
CD4515BM 4-Bit Latched/4-to-16 Line Decoders National Semiconductor
National Semiconductor
CD4515BMS CMOS 4-Bit Latch/4-to-16 Line Decoders Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche