DataSheetWiki


UPD2118-3 fiches techniques PDF

NEC - 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

Numéro de référence UPD2118-3
Description 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY
Fabricant NEC 
Logo NEC 





1 Page

No Preview Available !





UPD2118-3 fiche technique
NEe Microcomputers, Inc.
16384 x 1 BIT DYNAMIC MOS
RANDOM ACCESS MEMORY
NEe
,uPD2118
,uPD2118-2
JI. PD2118-3
[~OO~[~~~~ffirnW
DESCR IPTION
ThepPD2118 is a single +5V power supply, 16384 word by 1 bit Dynamic MOS RAM.
The IlPD2118 achieves high speed with low power dissipation by the use of single tran·
sistor dynamic storage cell design and advanced dynamic circuitry. This circuit design
results in the minimizing of current transients typical of dynamic RAMS. This in turn
II
results in high noise immunity of the IlPD2118 in a system environment. By using a
multiplexing technique, the IlPD2118 can be packaged in an industry standard 16·Pin
Dip utilizing 7 address input pins for the 14 address bits required. The two 7 bit address
words are referred to as the ROWand COLUMN address. Two TTL clocks, ROW address
strobe (RAS) and COLUMN address strobe (CAS") latch these two words into the
IlPD2118. Non·critical timing requirements for RAS and CAS permit high systems per·
formance without placing difficult constraints upon the multiplexing control circuitry.
The IlPD2118 has a three·state output controlled by CAS, independent of RAS. Follow·
ing a valid read or read·modify·write cycle, data will be held in the output by holding
CAS low. Returning CAS to a high state will result in the data out pin reverting to the
high impedance mode. Use of this CAS controlled output means that the IlPD2118 can
perform hidden refresh by holding CAS low to maintain latch data output while using
RAS to execute RAS·only·refresh cycles.
The use of single transistor storage cell circuitry ~equires that data be periodically
refreshed. Refreshing can be accomplished by performing RAS·only·refresh cycles,
hidden refresh cycles or normal read or write cycles on each of the 128 address com-
binations of AO through A6 during a 2 ms period. The write cycle will refresh stored
data on all bits of the selected row, except that the bit which is addressed will be mod·
ified to reflect the data input.
FEATURES
Single+5VSupply,±10%Tolerance
• Low Power: 138 mW Max Operating
16 mW Max Standby
• Low VDD Current Transients
• All Inputs, Including Clocks, TTL Compatible
•• Non·Latched Output is Three·State
• RAS·Only·Refresh
• 128 Refresh Cycles Required
• Page Mode Capability
• CAS Controlled Output Allows Hidden Refresh
PIN
IlPD2118
IlPD2118·2
IlPD2118·3
ACCESS TIME
150 ns
120 ns
100 r1'S
RIW CYCLE
320 ns
270 ns
235 ns
RMWCYCLE
410 ns
345 ns
295 ns
PIN CONFIGURATION
NC
DIN
WE
RAS
AO
A2
Al
Vss
CAS
DOUT
A6
A3
A4
AS
NC
An·All
CAS
DIN
DOUT
WE
RAS
VDD,
Vss
PIN NAMES
ADDRESS INPUTS
COLUMN ADDRESS STROBE
DATA IN
DATA OUT
WRITE ENABLE
ROW ADDRESS STROBE
POWER (+SV)
GROUND
37

PagesPages 9
Télécharger [ UPD2118-3 ]


Fiche technique recommandé

No Description détaillée Fabricant
UPD2118-2 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY NEC
NEC
UPD2118-3 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY NEC
NEC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche