|
|
PDF MG69P361A Data sheet ( Hoja de datos )
| Número de pieza | MG69P361A | |
| Descripción | 8-Bit Micro-Controller | |
| Fabricantes | Megawin | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MG69P361A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
笙泉科技股份有限公司
Megawin Technology Co., Ltd.
Version: 1.08
MG69P361A
Datasheet
8-Bit Micro-Controller with
IR function
This document information is the intellectual property of Megawin Technology.
Megawin Technology Co., Ltd. 2011 All right reserved.
QP-7300-03D
1/44
Version 1.08
1 page  
MG69P361A Datasheet
Version 1.08
2 General Description
MG69P361A integrates an 8-bit CPU core, SRAM, timer and system control circuits by a CMOS silicon gate
technology. The ROM can store data table and program.
Twenty-four I/O and one large sink output pin make this chip very suitable for IR application.
This document information is the intellectual property of Megawin Technology.
Megawin Technology Co., Ltd. 2011 All right reserved.
QP-7300-03D
5/44
5 Page 
MG69P361A Datasheet
Version 1.08
6 Memory Organization
There are 256 bytes SRAM in MG69P361A. They are working RAM (0000H to 00BFH) and stacks (0100H to
01FFH) . The address 0100H to 1BFH are shared with address 0000H to 00BFH. The address 00C0H to 00FFH
are special function registers area. Bit-manipulation instruction is available on SRAM except SFR.
There are 128K bytes program/data ROM in MG69P361A. It is combined with 32K program/data ROM and bank
switching data ROM. The ROM address from 8000H to FFFFH can store program and other data. There are six
banks in MG69P361A that is index by SFR. The default bank number is 00H after power on or reset. The bank
select function, ranged from 4000H to 7FFFH (16Kbyte/bank), is used for extending memories if the ROM size is
more than 32K bytes in MG69P361A. The address mapping of MG69P361A is shown as below.
Logic Address
0000H ~ 00BFH
Memory Map
Zero Page SRAM
00C0H ~ 00FFH
0100H ~ 01BFH
SFR
General SRAM/Stack Area
01C0H ~ 01FFH
0200H ~ 3FFFH
General SRAM/Stack Area
8000H ~ BFFFH
Program/Table
Share area
Physical Rom
Address
00000H ~ 03FFFH
C000H ~ FFEFH
FFFCH ~ FFFFH
0 4000H ~ 0 7FFFH
1 4000H ~ 1 7FFFH
2 4000H ~ 2 7FFFH
3 4000H ~ 3 7FFFH
4 4000H ~ 4 7FFFH
5 4000H ~ 5 7FF7H
5 7FF8H ~ 5 7FF7H
Program/Table
Interrupt Vector Area
Table
Bank 0
Table
Bank 1
Table
Bank 2
Table
Bank 3
Table
Bank 4
Table
Bank 5
Reserved Area
04000H ~ 07FEFH
07FFCH ~ 07FFFH
08000H ~ 0BFFFH
0C000H ~ 0FFFFH
10000H ~ 13FFFH
14000H ~ 17FFFH
18000H ~ 1BFFFH
1C000H ~ 1FFF7H
1FFF8H ~ 1FFFFH
Figure 6-1 Memory Map
This document information is the intellectual property of Megawin Technology.
Megawin Technology Co., Ltd. 2011 All right reserved.
QP-7300-03D
11/44
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MG69P361A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MG69P361A | 8-Bit Micro-Controller | Megawin |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |