|
|
PDF AT5FC256 Data sheet ( Hoja de datos )
| Número de pieza | AT5FC256 | |
| Descripción | 256K byte Flash Memory PCMCIA Card | |
| Fabricantes | ATMEL Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AT5FC256 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
Features
• Single Power Supply
Read and Write Voltage, 5V ± 5%
• High Performance
200 ns Maximum Access Time
6 ms Typical Sector Write
• CMOS Low Power Consumption
20 mA Typical Active Current (Byte Mode)
400 µA Typical Standby Current
• Fully MS-DOS Compatible Flash Driver and Formatter
Virtual-Disk Flash Driver with 256 Bytes/Sector
Random Read/Write to any Sector
No Erase Operation Required Prior to any Write
• Zero Data Retention Power
Batteries not Required for Data Storage
• PCMCIA/JEIDA 68-Pin Standard
Selectable Byte- or Word-Wide Configuration
• High Re-programmable Endurance
Built-in Redundancy for Sector Replacement
Minimum 100,000 Write Cycles
• Five Levels of Write Protection
Prevent Accidental Data Loss
Block Diagram
256K byte
Flash Memory
PCMCIA Card
AT5FC256
Pin Configuration
Pin Name
A0-A17
D0-D15
CE1, CE2,
WE, OE, REG
CD, WP
BVD1, BVD2
Function
Addresses
Data
Control Signals
Card Status
1 page  
AT5FC256
Pin Description
Symbol
Name
A0-A17
Address Inputs
D0-D15
Data Input/Output
CE1, CE2
Card Enable
OE Output Enable
WE Write Enable
VCC
GND
CD1, CD2
PC Card Power
Supply
Ground
Card Detect
WP Write Protect
NC
BVD1, BVD2
No Connect
Battery Voltage Detect
REG
Register Select
Type
Function
Input
Address Inputs are internally latched during write cycles.
Input/Output
Data Input/Outputs are internally latched on write cycles.
Data outputs are latched during read cycles. Data pins
are active high. When the memory card is de-selected or
the outputs are disabled the outputs float to tri-state.
Input
Card Enable is active low. The memory card is
de-selected and power consumption is reduced to
standby levels when CE is high. CE activates the internal
memory card circuitry that controls the high and low byte
control logic of the card, input buffers, segment decoders,
and associated memory devices.
Input
Output Enable is active low and enables the data buffers
through the card outputs during read cycles.
Input
Write Enable is active low and controls the write function
to the memory array. The target address is latched on the
falling edge of the WE pulse and the appropriate data is
latched on the rising edge of the pulse.
PC Card Power Supply for device operation
(5.0V ± 5%)
Ground
Output
When Card Detect 1 and 2 = Ground the system detects
the card.
Output
Write Protect is active high and indicates that all card
write operations are disabled by the write protect switch.
Corresponding pin is not connected internally.
Output
Internally pulled up. (There is no battery in the card.)
Input
Provide access to Card Information Structure in the
Attribute Memory Device
Memory Card Operations
The AT5FC256 Flash Memory Card is organized as an
array of 2 individual AT29C010A devices. They are logi-
cally defined as contiguous sectors of 256 bytes. Each
sector can be read and written randomly as designated by
the host. There is NO need to erase any sector prior to any
write operation. Also, there is NO high voltage (12V) re-
quired to perform any write operations.
The common memory space data contents are altered in
a similar manner as writing to individual Flash memory de-
vices. On-card address and data buffers activate the ap-
propriate Flash device in the memory array. Each device
internally latches address and data during write cycles.
Refer to the Common Memory Operations table.
Byte-Wide Operations
The AT5FC256 provides the flexibility to operate on data
in byte-wide or word-wide operations. Byte-wide data is
available on D0-D7 for read and write operations (CE1 =
low, CE2 = high). Even and odd bytes are stored in a pair
of memory chip segments (i.e., S0 and S1) and are ac-
cessed when A0 is low and high respectively.
Word-Wide Operations
The 16 bit words are accessed when both CE1 and CE2
are forced low, A0 = don’t care. D0-D15 are used for word-
wide operations.
(continued)
5
5 Page 
Write Cycle Characteristics
Symbol
tWC
tAS
tAH
tDS
tDH
tWP
tBLC
tWPH
Parameter
Write Cycle Time
Address Set-up Time
Address Hold Time
Data Set-up Time
Data Hold Time
Write Pulse Width
Byte Load Cycle Time
Write Pulse Width High
Min
10
60
60
10
100
100
AT5FC256
Max Units
10 ms
ns
ns
ns
ns
ns
150 µs
ns
AC Write Waveforms (Byte Mode)
Notes:
1. A0 controls the selection of even and odd bytes. A0 must be
valid throughout the entire WE low pulse.
2. A8 through A17 must specify the sector address during each
high to low transition of WE (or CE).
3. OE must be high when WE and CE are both low.
4. All bytes that are not loaded within the sector being pro-
grammed will be indeterminate.
11
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet AT5FC256.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AT5FC256 | 256K byte Flash Memory PCMCIA Card | ATMEL Corporation |
| AT5FC256-20 | 256K byte Flash Memory PCMCIA Card | ATMEL Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |