|
|
PDF LU3X31T-T64 Data sheet ( Hoja de datos )
| Número de pieza | LU3X31T-T64 | |
| Descripción | LU3X31T-T64 Single-Port 3 10/100 Ethernet Transceiver TX | |
| Fabricantes | Agere Systems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LU3X31T-T64 (archivo pdf) en la parte inferior de esta página. Total 44 Páginas | ||
|
No Preview Available !
Preliminary Data Sheet
July 2000
LU3X31T-T64 Single-Port 3 V
10/100 Ethernet Transceiver TX
Overview
The LU3X31T-T64 is a fully integrated
10/100 Mbits/s physical layer device with an inte-
grated transceiver. It is provided in a 64-pin TQFP
package with low-power operation and powerdown
modes. Typical applications for this part are CardBus
and PCMCIA Ethernet products. Operating at 3.3 V,
the LU3X31T-T64 is a powerful device for the forward
migration of legacy 10 Mbits/s products and noncom-
pliant (does not have autonegotiation) 100 Mbits/s
devices. The LU3X31T-T64 was designed from the
beginning to conform fully with all pertinent specifica-
tions, from the ISO*/IEC 11801 and EIA†/TIA 568
cabling guidelines to ANSI‡ X3.263 TP-PMD to
IEEE § 802.3 Ethernet specifications.
Features
s Single-chip integrated physical layer and trans-
ceiver for 10Base-T and/or 100Base-T functions
s IEEE 802.3 compatible 10Base-T and 100Base-T
physical layer interface and ANSI X3.263 TP-PMD
compatible transceiver
s Built-in analog 10 Mbits/s receive filter, eliminating
the need for external filters
s Built-in 10 Mbits/s transmit filter
s 10 Mbits/s PLL exceeding tolerances for both pre-
amble and data jitter
s 100 Mbits/s PLL, combined with the digital adap-
tive equalizer, robustly handles variations in rise-
fall time, excessive attenuation due to channel
loss, duty-cycle distortion, crosstalk, and baseline
wander
s Transmit rise-fall time can be manipulated to pro-
vide lower emissions, amplitude fully compatible
for proper interoperability
s Programmable scrambler seed for better FCC
compliancy
s IEEE 802.3u Clause 28 compliant autonegotiation
for full 10 Mbits/s and 100 Mbits/s control
s Fully configurable via pins and management
accesses
s Extended management support with interrupt
capabilities
s PHY MIB support
s Symbol mode option
s Low-power operation: <150 mA max
s Low autonegotiation power: <30 mA
s Very low powerdown mode: <5 mA
s 64-pin TQFP package (10 mm x 10 mm x 1.4 mm)
* ISO is a registered trademark of The International Organization
for Standardization.
† EIA is a registered trademark of The Electronic Industries Asso-
ciation.
‡ ANSI is a registered trademark of The American National Stan-
dards Institute, Inc.
§ IEEE is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
1 page  
Preliminary Data Sheet
July 2000
Features (continued)
LU3X31T-T64 Single-Port 3 V
10/100 Ethernet Transceiver TX
RESV
100FDEN
GND9
AUTONEN
TPTXTR
EQGND1
EQVDD1
RESV
RSTZ
PHY[0]
100HDEN
PHY[1]
VDD5
GND1
VDD1
MDIOINTZ/PHY[2]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48 XOUT
47 XIN
46 XTLVDD
45 MDC
44 LNKLED/BPALIGN
43 LEDFD/10HDEN
42 LEDCOL/BP4B5B
41 LEDTX/ACTLED/BPSCR
40 LEDRX
39 COL/PHY[4]
38 VDD6
37 VDD4
36 GND4
35 MDIO
34 CRS/PHY[3]
33 TXCLK
Figure 2. Pin Diagram
5-6780(F).br.5
Table 1. Twisted-Pair Magnetic Interface
Pin
No.
Pin Name
I/O
Pin Description
53 TPTX+ O Twisted-Pair Transmit Driver Pair. These pins are used to transmit
54 TPTX–
100Base-T MLT-3 signals on Category 5 UTP cable or 10Base-T
Manchester signals on Category 3 UTP cable.
61 TPRX+
I Twisted-Pair Receive Pair. These pins receive 100Base-T MLT 3 or
62 TPRX–
10Base-T Manchester data.
Lucent Technologies Inc.
5
5 Page 
Preliminary Data Sheet
July 2000
LU3X31T-T64 Single-Port 3 V
10/100 Ethernet Transceiver TX
Functional Description (continued)
MII Isolate Mode. The LU3X31T-T64 implements an
MII isolate mode that is controlled by bit 10 of the con-
trol register (register 0h). The LU3X31T-T64 will set this
bit to one if the PHY address is set to 00000 upon pow-
erup/hardware reset. Otherwise, the LU3X31T-T64 will
initialize this bit to 0. Setting this bit to a 1 will put the
LU3X31T-T64 into isolate mode.
The isolate mode can also be activated by setting the
PHY address (bits 15 through 11 of register 19h) to 0
through the serial management interface, although the
content of the isolate register is not affected by the
modification of PHY address.
The LU3X31T-T64 does not respond to packet data
present at TXD[3:0], TXEN, and TXER inputs and pre-
sents a high impedance on the TXCLK, RXCLK, RXDV,
RXER, RXD[3:0], COL, and CRS outputs. The
LU3X31T-T64 will continue to respond to all manage-
ment transactions.
Serial Management Interface
The serial management interface (SMI) is the part of
the MII that is used to control and monitor status of the
LU3X31T-T64. This mechanism corresponds to the MII
specification for 100Base-X (Clause 22) and supports
registers 0 through 6. Additional vendor-specific regis-
ters are implemented within the range of 16 to 31. All
the registers are described in MII Registers on page 21
of this data sheet.
Management Register Access. The SMI consists of
two pins, management data clock (MDC) and manage-
ment data input/output (MDIO). The LU3X31T-T64 is
designed to support an MDC frequency ranging up to
the IEEE specification of 2.5 MHz. The MDIO line is bi-
directional and may be shared by up to 32 devices.
The MDIO pin requires a 1.5 kΩ pull-up resistor which,
during IDLE and turnaround periods, will pull MDIO to
a logic 1 state. Each MII management data frame is
64 bits long. The first 32 bits are preamble consisting of
32 contiguous logic 1 bits on MDIO and 32 correspond-
ing cycles on MDC. Following preamble is the start-of-
frame field indicated by a <01> pattern. The next field
signals the operation code (OP): <10> indicates READ
from MII management register operation, and <01>
indicates WRITE to MII management register opera-
tion. The next two fields are PHY device address and
MII management register address. Both of them are
5 bits wide, and the most significant bit is transferred
first.
During READ operation, a 2-bit turnaround (TA) time
spacing between register address field and data field is
Lucent Technologies Inc.
provided for the MDIO to avoid contention. Following
the turnaround time, a 16-bit data stream is read from
or written into the MII management registers of the
LU3X31T-T64.
The LU3X31T-T64 supports a preamble suppression
mode as indicated by a 1 in bit 6 of the basic mode sta-
tus register (BMSR, address 01h). If the station man-
agement entity (i.e., MAC or other management
controller) determines that all PHYs in the system sup-
port preamble suppression by returning a 1 in this bit,
then the station management entity need not generate
preamble for each management transaction. The
LU3X31T-T64 requires a single initialization sequence
of 32 bits of preamble following powerup/hardware
reset. This requirement is generally met by the manda-
tory pull-up resistor on MDIO or the management
access made to determine whether preamble suppres-
sion is supported. While the LU3X31T-T64 will respond
to management accesses without preamble, a mini-
mum of one idle bit between management transactions
is required as specified in IEEE 802.3u.
The PHY device address for LU3X31T-T64 is stored in
the PHY address register (register address 19h). It is
initialized by the five I/O pins designated as PHY[4:0]
during powerup or hardware reset and can be changed
afterward by writing into register address 19h.
MDIO Interrupt. The LU3X31T-T64 implements inter-
rupt capability that can be used to notify the manage-
ment station of certain events. It generates an active-
high interrupt signal on the MDIOINTZ output pin
whenever one of the interrupt status registers (register
address 1Eh) becomes set while its corresponding
interrupt mask register (register address 1Dh) is
unmasked. Reading the interrupt status register (regis-
ter 1Eh) shows the source of the interrupt and clears
the interrupt output signal.
In addition to the MDIOINTZ pin, the LU3X31T-T64 can
also support the interrupt scheme used by the TI Thun-
derLAN * MAC. This option can be enabled by setting
bit 11 of register 17h. Whenever this bit is set, the inter-
rupt is signaled through both the MDIOINTZ pin and
embedded in the MDIO signal.
100Base-X Module
The LU3X31T-T64 implements a 100Base-X compliant
PCS and PMA and 100Base-TX compliant TP-PMD as
illustrated in Figure 3. Bypass options for each of the
major functional blocks within the 100Base-X PCS pro-
vides flexibility for various applications. 100 Mbits/s
PHY loopback is included for diagnostic purposes.
* TI is a registered trademark and ThunderLAN is a trademark of
Texas Instruments, Inc.
11
11 Page | ||
| Páginas | Total 44 Páginas | |
| PDF Descargar | [ Datasheet LU3X31T-T64.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LU3X31T-T64 | LU3X31T-T64 Single-Port 3 10/100 Ethernet Transceiver TX | Agere Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |