DataSheet.es    


PDF DM74LS109A Data sheet ( Hoja de datos )

Número de pieza DM74LS109A
Descripción Dual Positive-Edge-Triggered J-K Flip-Flop with Preset/ Clear/ and Complementary Outputs
Fabricantes Fairchild Semiconductor 
Logotipo Fairchild Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de DM74LS109A (archivo pdf) en la parte inferior de esta página.


Total 5 Páginas

No Preview Available ! DM74LS109A Hoja de datos, Descripción, Manual

June 1986
Revised March 2000
DM74LS109A
Dual Positive-Edge-Triggered J-K Flip-Flop with
Preset, Clear, and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered J-K flip-flops with complementary outputs. The J and
K data is accepted by the flip-flop on the rising edge of the
clock pulse. The triggering occurs at a voltage level and is
not directly related to the transition time of the rising edge
of the clock. The data on the J and K inputs may be
changed while the clock is HIGH or LOW as long as setup
and hold times are not violated. A low logic level on the
preset or clear inputs will set or reset the outputs regard-
less of the logic levels of the other inputs.
Ordering Code:
Order Number Package Number
Package Description
DM74LS109AM
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS109AN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
PR CLR CLK J K
Q
Q
L H X XX
H
L
H L X XX
L
H
L L X X X H (Note 1) H (Note 1)
HH
LL
L
H
HH
HL
Toggle
HH
HH
LH
HH
Q0
H
Q0
L
HH
L XX
Q0
Q0
H = HIGH Logic Level
L = LOW Logic Level
X = Either LOW or HIGH Logic Level
↑ = Rising Edge of Pulse
Q0 = The output logic level of Q before the indicated input conditions were
established.
Toggle = Each output changes to the complement of its previous level on
each active transition of the clock pulse.
Note 1: This configuration is nonstable; that is, it will not persist when pre-
set and/or clear inputs return to their inactive (HIGH) state.
© 2000 Fairchild Semiconductor Corporation DS006368
www.fairchildsemi.com

1 page




DM74LS109A pdf
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
5 www.fairchildsemi.com

5 Page










PáginasTotal 5 Páginas
PDF Descargar[ Datasheet DM74LS109A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
DM74LS109Dual Positive-Edge-Triggered J-K Flip-Flop with Preset/ Clear/ and Complementary OutputsFairchild Semiconductor
Fairchild Semiconductor
DM74LS109Dual Pos Edge Trig J- FFlops w/Prest Clear Comp Out (Rev. A)Texas Instruments
Texas Instruments
DM74LS109ADual Positive-Edge-Triggered J-K Flip-Flop with Preset/ Clear/ and Complementary OutputsFairchild Semiconductor
Fairchild Semiconductor
DM74LS109ADual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary OutputsNational Semiconductor
National Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar