DataSheetWiki


74ACTQ74 fiches techniques PDF

Fairchild Semiconductor - Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

Numéro de référence 74ACTQ74
Description Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop
Fabricant Fairchild Semiconductor 
Logo Fairchild Semiconductor 





1 Page

No Preview Available !





74ACTQ74 fiche technique
March 1993
Revised November 1999
74ACTQ74
Quiet Series Dual D-Type
Positive Edge-Triggered Flip-Flop
General Description
The 74ACTQ74 is a dual D-type flip-flop with Asynchro-
nous Clear and Set inputs and complementary (Q, Q) out-
puts. Information at the input is transferred to the outputs
on the positive edge of the clock pulse. Clock triggering
occurs at a voltage level of the clock pulse and is not
directly related to the transition time of the positive-going
pulse. After the Clock Pulse input threshold voltage has
been passed, the Data input is locked out and information
present will not be transferred to the outputs until the next
rising edge of the Clock Pulse input.
The ACTQ74 utilizes Fairchild Quiet Series technology to
guarantee quiet output switching and improved dynamic
threshold performance. FACT Quiet Seriesfeatures
GTOoutput control and undershoot corrector in addition
to a split ground bus for superior performance.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes
both Q and Q HIGH
Features
s ICC reduced by 50%
s Guaranteed simultaneous switching noise level and
dynamic threshold performance
s Guaranteed pin-to-pin skew AC performance
s Improved latch-up immunity
s 4 kV minimum ESD immunity
s TTL-compatible inputs
Ordering Code:
Order Number Package Number
Package Description
74ACTQ74SC
74ACTQ74SJ
74ACTQ74PC
M14A
M14D
N14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering form.
Connection Diagram
Pin Descriptions
Pin Names
D1, D2
CP1, CP2
CD1, CD2
SD1, SD2
Q1, Q1, Q2, Q2
Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
FACT, FACT Quiet Seriesand GTOare trademarks of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation DS010920
www.fairchildsemi.com

PagesPages 8
Télécharger [ 74ACTQ74 ]


Fiche technique recommandé

No Description détaillée Fabricant
74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor
74ACTQ74PC Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor
74ACTQ74SC Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor
74ACTQ74SJ Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche