|
|
Numéro de référence | V53C317405A60 | ||
Description | 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM | ||
Fabricant | Mosel Vitelic Corp | ||
Logo | |||
MOSEL VITELIC
V53C317405A
4M X 4 EDO PAGE MODE
CMOS DYNAMIC RAM
V53C317405A
Max. RAS Access Time, (tRAC)
Max. Column Address Access Time, (tCAA)
Min. Extended Data Out Page Mode Cycle Time, (tPC)
Min. Read/Write Cycle Time, (tRC)
Features
s 4M x 4-bit organization
s EDO Page Mode for a sustained data rate
of 50 MHz
s RAS access time: 50, 60, 70 ns
s Low power dissipation
s Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh, Hidden Refresh
s Refresh Interval: 2048 cycles/32 ms
s Available in 24/26-pin 300 mil SOJ,
and 24/26-pin 300 mil TSOP-II
s Single +3.3 V ±10% Power Supply
s TTL Interface
50
50 ns
25 ns
20 ns
84 ns
60
60 ns
30 ns
25 ns
104 ns
Description
The V53C317405A is a 4,194,304 x 4 bit high-
performance CMOS dynamic random access
memory. The V53C317405A offers Page mode
operation with Extended Data Output. The
V53C317405A has a symmetric address, 11-bit row
and 11-bit column.
All inputs are TTL compatible. EDO Page Mode
operation allows random access up to 2048 x 4 bits,
within a page, with cycle times as short as 20ns.
These features make the V53C317405A ideally
suited for a wide variety of high performance
computer systems and peripheral applications.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
KT
••
V53C317405A Rev. 0.2 September 1998
Access Time (ns)
50 60
••
1
Power
Std.
•
Temperature
Mark
Blank
|
|||
Pages | Pages 24 | ||
Télécharger | [ V53C317405A60 ] |
No | Description détaillée | Fabricant |
V53C317405A60 | 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM | Mosel Vitelic Corp |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |