TS68020MR20 Datasheet PDF - ATMEL Corporation
| Part Number | TS68020MR20 | |
| Description | HCMOS 32-bit Virtual Memory Microprocessor | |
| Manufacturers | ATMEL Corporation | |
| Logo |  |
|
|
There is a preview and TS68020MR20 download ( pdf file ) link at the bottom of this page. Total 45 Pages | ||
Preview 1 page No Preview Available !
Features
• Object Code Compatible with Earlier TS68000 Microprocessors
• Addressing Mode Extensions for Enhanced Support of High Level Languages
• New Bit Field Data Type Accelerates Bit-oriented Application, i.e. Video Graphics
• Fast on-chip Instruction Cache Speed Instructions and Improves Bus Bandwidth
• Co-processor Interface to Companion 32-bit Peripherals: TS68881 and TS68882
Floating Point Co-processors
• Pipelined Architecture with High Degree of Internal Parallelism Allowing Multiple
Instructions to be Executed Concurrently
• High Performance Asynchronous Bus in Non-multiplexed and Full 32 Bits
• Dynamic Bus Sizing Efficiently Supports 8-, 16-, 32-bit Memories and Peripherals
• Full Support of Virtual Memory and Virtual Machine
• Sixteen 32-bit General-purpose Data and Address Registers
• Two 32-bit Supervisor Stack Pointers and 5 Special Purpose Control Registers
• 18 Addressing Modes and 7 Data Types
• 4-Gbyte Direct Addressing Range
• Processor Speed: 16.67 MHz - 20 MHz - 25 MHz
• Power Supply: 5.0 VDC ± 10%
Description
The TS68020 is the first full 32-bit implementation of the TS68000 family of micropro-
cessors. Using HCMOS technology, the TS68020 is implemented with 32-bit registers
and data paths, 32-bit addresses, a rich instruction set, and versatile addressing
modes.
HCMOS 32-bit
Virtual Memory
Microprocessor
TS68020
Screening/Quality
This product is manufactured in full compliance with either:
• MIL-STD-883 (class B)
• DESC 5962 - 860320
• or according to Atmel standards
See “Ordering Information” on page 43.
Pin connection: see page 3.
R suffix
PGA 114
Ceramic Pin Grid Array
F suffix
CQFP 132
Ceramic Quad Flat Pack
Rev. 2115A–HIREL–07/02
1
|
| |
 
TS68020
Table 1. Signal Index
Signal Name
Address Bus
Data Bus
Function Codes
Size
Read-Modify-Write Cycle
External Cycle Start
Operand Cycle Start
Address Strobe
Data Strobe
Read/Write
Data Buffer Enable
Data Transfer and Size
Acknowledge
Cache Disable
Interrupt Priority Level
Autovector
Interrupt Pending
Bus Request
Bus Grant
Bus Grant Acknowledge
Reset
Halt
Bus Error
Clock
Power Supply
Ground
Mnemonic
A0-A31
D0-D31
FC0-FC2
SIZ0/SIZ1
RMC
ECS
OCS
AS
DS
R/W
DBEN
DSACK0/DSACK1
CDIS
IPL0-IPL2
AVEC
IPEND
BR
BG
BGACK
RESET
HALT
BERR
CLK
VCC
GND
Function
32-bit Address Bus Used to address any of 4, 294, 967, 296 bytes.
32-bit Data Bus Used to Transfer 8, 16, 24 or 32 bits of Data Per Bus Cycle.
3-bit Function Case Used to Identify the Address Space of Each Bus Cycle.
Indicates the Number of Bytes Remaining to be Transferred for this Cycle.
These Signals, Together with A0 And A1, Define the Active Sections of the
Data Bus.
Provides an Indicator that the Current Bus Cycle is Part of an Indivisibleread-
modify-write Operation.
Provides an Indication that a Bus Cycle is Beginning.
Identical Operation to that of ECS Except that OCS Is Asserted Only During
the First Bus Cycle of an Operand Transfer.
Indicates that a Valid Address is on The Bus.
Indicates that Valid Data is to be Placed on the Data Bus by an External
Device or has been Laced on the Data Bus by the TS68020.
Defines the Bus Transfer as an MPU Read or Write.
Provides an Enable Signal for External Data Buffers.
Bus Response Signals that Indicate the Requested Data Transfer Operation
is Completed. In Addition, these Two Lines Indicate the Size of the External
Bus Port on a Cycle-by-cycle Basis.
Dynamically Disables the On-chip Cache to Assist Emulator Support.
Provides an Encoded Interrupt Level to the Processor.
Requests an Autovector During an Interrupt Acknowledge Cycle.
Indicates that an Interrupt is Pending.
Indicates that an External Device Requires Bus Mastership.
Indicates that an External Device may Assume Bus Mastership.
Indicates that an External Device has Assumed Bus Mastership.
System Reset.
Indicates that the Processor Should Suspend Bus Activity.
Indicates an Invalid or Illegal Bus Operation is Being Attempted.
Clock Input to the Processor.
+5-volt ± 10% Power Supply.
Ground Connection.
2115A–HIREL–07/02
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for TS68020MR20 electronic component. |
| Information | Total 45 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ TS68020MR20.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| TS68020MR20 | The function is HCMOS 32-bit Virtual Memory Microprocessor. ATMEL Corporation | |
| TS68020MR25 | The function is HCMOS 32-bit Virtual Memory Microprocessor. ATMEL Corporation | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
TS68
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||