DataSheetWiki


TP0620 fiches techniques PDF

Supertex Inc - P-Channel Enhancement-Mode Vertical DMOS FETs

Numéro de référence TP0620
Description P-Channel Enhancement-Mode Vertical DMOS FETs
Fabricant Supertex Inc 
Logo Supertex  Inc 





1 Page

No Preview Available !





TP0620 fiche technique
Supertex inc.
TP0620
P-Channel Enhancement-Mode
Vertical DMOS FET
Features
Low threshold (-2.4V max.)
High input impedance
Low input capacitance (85pF typical)
Fast switching speeds
Low on-resistance
Free from secondary breakdown
Low input and output leakage
Applications
Logic level interfaces - ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
General Description
This low threshold, enhancement-mode (normally-off)
transistor utilizes a vertical DMOS structure and Supertex’s
well-proven, silicon-gate manufacturing process. This
combination produces a device with the power handling
capabilities of bipolar transistors and the high input impedance
and positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a wide
range of switching and amplifying applications where very
low threshold voltage, high breakdown voltage, high input
impedance, low input capacitance, and fast switching speeds
are desired.
Ordering Information
Product Summary
Part Number
TP0620N3-G
TP0620N3-G P002
Package Option
3-Lead TO-92
Packing
1000/Bag
BVDSS/BVDGS
-200V
RDS(ON)
(max)
12Ω
ID(ON)
(min)
-0.75A
VGS(th)
(max)
-2.4V
TP0620N3-G P003
TP0620N3-G P005 3-Lead TO-92
Pin Configuration
2000/Reel
TP0620N3-G P013
TP0620N3-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Absolute Maximum Ratings
Parameter
SOURCE
DRAIN
GATE
TO-92
Value Product Marking
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
SiTP YY = Year Sealed
0 6 2 0 WW = Week Sealed
YYWW
= “Green” Packaging
Operating and storage temperature -55OC to +150OC
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
Package may or may not include the following marks: Si or
TO-92
Typical Thermal Resistance
Package
θja
TO-92
132OC/W
Doc.# DSFP-TP0620
C081313
Supertex inc.
www.supertex.com

PagesPages 5
Télécharger [ TP0620 ]


Fiche technique recommandé

No Description détaillée Fabricant
TP0620 P-Channel Enhancement-Mode Vertical DMOS FETs Supertex  Inc
Supertex Inc

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche