DataSheetWiki


LB-9 fiches techniques PDF

National - Universal Balancing Techniques

Numéro de référence LB-9
Description Universal Balancing Techniques
Fabricant National 
Logo National 





1 Page

No Preview Available !





LB-9 fiche technique
Universal Balancing
Techniques
National Semiconductor
Linear Brief 9
August 1969
IC op amps are widely accepted as a universal analog
component. Although the circuit designs may vary, most
devices are functionally interchangeable. However, offset
voltage balancing remains a personality trait of the particular
amplifier design. The techniques shown here allow offset
voltage balancing without regard to the internal circuitry of
the amplifier.
00846002
R1 = 2000 R3 \ R4
R4 \ R3 10 k
00846001
FIGURE 1. Offset Voltage Adjustment for Inverting
Amplifiers Using 10 kSource Resistance or Less
The circuit shown in Figure 1 is used to balance out the
offset voltage of inverting amplifiers having a source resis-
tance of 10 kor less. A small current is injected into the
summing node of the amplifier through R1. Since R1 is 2000
times as large as the source resistance the voltage at the
arm of the pot is attenuated by a factor of 2000 at the
summing node. With the values given and ±15V supplies the
output may be zeroed for offset voltages up to ±7.5 mW.
If the value of the source resistance is much larger than 10
k, the resistance needed for R1 becomes too large. In this
case it is much easier to balance out the offset by supplying
a small voltage at the non-inverting input of the amplifier.
Figure 2 shows such a scheme. Resistors R1 and R2 divide
the voltage at the arm of the pot to supply a ±7.5 mW
adjustment range with ±15V supplies.
This adjustment method is also useful when the feedback
element is a capacitor or non-linear device.
FIGURE 2. Offset Voltage Adjustment for Inverting
Amplifiers Using Any Type of Feedback Element
This technique of supplying a small voltage effectively in
series with the input is also used for adjusting non-inverting
amplifiers. As is shown in Figure 3, divider R1, R2 reduces
the voltage at the arm of the pot to ±7.5 mW for offset
adjustment. Since R2 appears in series with R4, R2 should
be considered when calculating the gain. If R4 is greater than
10 kthe error due to R2 is less than 1%.
© 2002 National Semiconductor Corporation AN008460
www.national.com

PagesPages 3
Télécharger [ LB-9 ]


Fiche technique recommandé

No Description détaillée Fabricant
LB-202BL High efficiency / two-digit numeric displays ROHM Semiconductor
ROHM Semiconductor
LB-203BL High efficiency / three-digit numeric displays ROHM Semiconductor
ROHM Semiconductor
LB-302FP High efficiency / two-digit numeric displays ROHM Semiconductor
ROHM Semiconductor
LB-303AK High efficiency / three-digit numeric displays ROHM Semiconductor
ROHM Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche