|
|
PDF MH16S64PFC-8L Data sheet ( Hoja de datos )
| Número de pieza | MH16S64PFC-8L | |
| Descripción | 1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM | |
| Fabricantes | Mitsubishi | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MH16S64PFC-8L (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Preliminary Spec.
MITSUBISHI LSIs
Some contents are subject to change without notice.
MH16S64PFC -7,-7L,-8,-8L,-10,-10L
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
DESCRIPTION
The MH16S64PFC is 16777216 - word by 64-bit
Synchronous DRAM module. This consists of eight
industry standard 8Mx16 Synchronous DRAMs in
TSOP and one industory standard EEPROM in
TSSOP.
The mounting of TSOP on a card edge Dual Inline
package provides any application where high
densities and large quantities of memory are
required.
This is a socket type - memory modules, suitable for
easy interchange or addition of modules.
FEATURES
Frequency
-7,-7L
-8,-8L
100MHz
100MHz
-10,-10L 100MHz
CLK Access Time
(Component SDRAM)
6.0ns(CL=3)
6.0ns(CL=3)
8.0ns(CL=3)
PC100 Compliant
Utilizes industry standard 8M x 16 Synchronous DRAMs
TSOP and industry standard EEPROM in TSSOP
144-pin (72-pin dual in-line package)
single 3.3V±0.3V power supply
Clock frequency 100MHz(max.)
Fully synchronous operation referenced to clock rising
edge
4 bank operation controlled by BA0,1(Bank Address)
/CAS latency- 2/3(programmable)
Burst length- 1/2/4/8/Full Page(programmable)
Burst type- sequential / interleave(programmable)
Column access - random
Auto precharge / All bank precharge controlled by A10
Auto refresh and Self refresh
4096 refresh cycle /64ms
LVTTL Interface
APPLICATION
main memory or graphic memory in computer systems
PCB Outline
(Front)
(Back)
1
2
MIT-DS-0293-0.0
MITSUBISHI
ELECTRIC
( 1 / 55 )
143
144
21.Dec.1998
1 page  
Preliminary Spec.
MITSUBISHI LSIs
Some contents are subject to change without notice.
MH16S64PFC -7,-7L,-8,-8L,-10,-10L
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
Serial Presence Detect Table II
31
32
33
34
35
36-61
62
63
Density of each bank on module
Command and Address signal input setup time
Command and Address signal input hold time
-7,8
-10
-7,8
-10
Data signal input setup time
Data signal input hold time
-7,8
-10
-7,8
-10
Superset Information (may be used in future)
SPD Revision
-7,8
-10
Checksum for bytes 0-62
64-71
72
Manufactures Jedec ID code per JEP-108E
Manufacturing location
73-90
Manufactures Part Number
91-92
93-94
95-98
99-125
126
127
Revision Code
Manufacturing date
Assembly Serial Number
Manufacture Specific Data
Intetl specification frequency
Intel specification CAS# Latency support
128+
Unused storage locations
The -7, -8 indicate also -7L, -8L.
-7,8
-10
-7
-8
-10
64MByte
2ns
N/A
1ns
N/A
2ns
N/A
1ns
N/A
option
rev 1.2A
rev 1
Check sum for -7
Check sum for -8
Check sum for -10
MITSUBISHI
Miyoshi,Japan
Tajima,Japan
NC,USA
Germany
MH16S64PFC-7
MH16S64PFC-7L
MH16S64PFC-8
MH16S64PFC-8L
MH16S64PFC-10
MH16S64PFC-10L
PCB revision
year/week code
serial number
option
100MHz
66MHz
CL=2/3,AP,CK0
CL=3,AP,CK0
CL=2/3
open
10
20
00
10
00
20
00
10
00
00
12
01
0E
4E
4B
1CFFFFFFFFFFFFFF
01
02
03
04
4D4831365336345046432D37202020202020
4D4831365336345046432D374C2020202020
4D4831365336345046432D38202020202020
4D4831365336345046432D384C2020202020
4D4831365336345046432D31302020202020
4D4831365336345046432D31304C20202020
rrrr
yyww
ssssssss
00
64
66
8F
8D
06
00
MIT-DS-0293-0.0
MITSUBISHI
ELECTRIC
( 5 / 55 )
21.Dec.1998
5 Page 
Preliminary Spec.
MITSUBISHI LSIs
Some contents are subject to change without notice.
MH16S64PFC -7,-7L,-8,-8L,-10,-10L
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
FUNCTION TRUTH TABLE(continued)
Current State
PRE -
CHARGING
ROW
ACTIVATING
WRITE RE-
COVERING
/S /RAS /CAS /WE Address
Command
Action
H X X XX
DESEL NOP(Idle after tRP)
L H H HX
NOP
NOP(Idle after tRP)
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA NOP*4(Idle after tRP)
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
H X X XX
DESEL NOP(Row Active after tRCD
L H H HX
NOP
NOP(Row Active after tRCD
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA ILLEGAL*2
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
H X X XX
DESEL NOP
L H H HX
NOP
NOP
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA ILLEGAL*2
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
MIT-DS-0293-0.0
MITSUBISHI
ELECTRIC
( 11 / 55 )
21.Dec.1998
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MH16S64PFC-8L.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MH16S64PFC-8 | 1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM | Mitsubishi |
| MH16S64PFC-8L | 1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM | Mitsubishi |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |