|
|
Numéro de référence | SY100E150 | ||
Description | 6-BIT D LATCH | ||
Fabricant | Micrel Semiconductor | ||
Logo | |||
1 Page
6-BIT D
LATCH
SY10E150
SY100E150
FEATURES
s 700ps max. propagation delay
s Extended 100E VEE range of –4.2V to –5.5V
s Differential outputs
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75KΩ input pulldown resistors
s Fully compatible with Motorola MC10E/100E150
s Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E150 are 6-bit D latches with differential
outputs designed for use in new, high- performance ECL
systems. When both Latch Enables (LEN1, LEN2) are at a
logic LOW, the latch is in the transparent mode and input
data propagates through to the output. A logic HIGH on
either LEN1 or LEN2 (or both) latches the input data. The
Master Reset (MR) overrides all other signals to set the Q
outputs to a logic LOW.
BLOCK DIAGRAM
D0
D1
D2
D3
D4
D5
LEN1
LEN2
MR
D
R
D
R
D
R
D
R
D
R
D
R
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
Q5
Q5
PIN CONFIGURATION
D5
D4
D3
VEE
D2
D1
D0
25 24 23 22 21 20 19
26 18
27 17
28
PLCC
16
1
TOP VIEW
15
2
J28-1
14
3 13
4 12
5 6 7 8 9 10 11
Q4
Q4
VCC
Q3
Q3
Q2
Q2
PIN NAMES
Pin
D0–D5
LEN1, LEN2
MR
Q0–Q5
Q0–Q5
VCCO
Function
Data Inputs
Latch Enables
Master Reset
True Outputs
Inverting Outputs
VCC to Output
Rev.: D
Amendment: /0
1 Issue Date: November, 1998
|
|||
Pages | Pages 4 | ||
Télécharger | [ SY100E150 ] |
No | Description détaillée | Fabricant |
SY100E150 | 6-BIT D LATCH | Micrel Semiconductor |
SY100E151 | 6-BIT D REGISTER | Micrel Semiconductor |
SY100E154 | 5-BIT 2:1 MUX-LATCH | Micrel Semiconductor |
SY100E155 | 6-BIT 2:1 MUX-LATCH | Micrel Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |