|
|
PDF ZIF600 Data sheet ( Hoja de datos )
| Número de pieza | ZIF600 | |
| Descripción | Pager Synthesiser and 4FSK Demodulator | |
| Fabricantes | Zarlink Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ZIF600 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
This product is obsolete.
This information is available for your
convenience only.
For more information on
Zarlink’s obsolete products and
replacement product lists, please visit
http://products.zarlink.com/obsolete_products/
1 page  
ZIF600
CRYSTAL FREQUENCY
12·8 or 14·4 MHz
÷8
200 kHz CLOCK TO DEMODULATOR
÷ 8/9
RD1
÷ 4/5
RD2
÷ 2/4
RD3
÷ 1/2/3/4
COMPARISON
FREQUENCY
RD4 RD5
Fig.3 Reference divider configuration
SYNTHESISER
The Synthesiser divides the VCOFIN frequency by the 16-
bit number FCH programmed from the serial bus and then the
phase detector compares the result with the comparison
frequency signal to generate correction pulses. The division
ratio range is 4,032 to 65,535.
An embedded two modulus prescaler is used to minimise
power consumption but its programming is arranged to be
transparent to the user.
By using a digital phase and frequency detector the loop will
pull in over an unlimited range and then by using a reset signal
fed back from the output current drivers any delays in the
output path do not give a dead band in the phase response.
The charge pump currents are set by internal biasing. The
current level fixed by the circuit has been selected to give
minimum loop disturbance from external interference, while
also not taking excessive current from the supply line. It is
expected that adequate high frequency decoupling will be
provided on the power supplies to eliminate any significant
noise.
Powering up the synthesiser requires that VREF, IBIAS
and PLLC have been turned on for an adequate time before the
synthesiser is required to be functioning.
As the demodulator takes its clock from the synthesiser
reference divider, the synthesiser reference oscillator and
divider circuits must be on and have settled before the
demodulator is turned on.
Setting the "DMO" bit in the control bus allows the main
parts of the synthesiser to be kept in a low power mode with
only the reference oscillator and reference divider operating,
when PLLC is high. This effectively allows the demodulator to
be used standalone with its required clock being provided by
the reference oscillator/divider.
VCOFIN
"DMO" bit
0
1
0
1
4
COMPARISON FREQUENCY
(FROM REFERENCE DIVIDER)
16 BIT DIVIDER
FCH FROM BUS (16 bit)
Φ UP
PHASE
DETECTOR
Φ DOWN
RESET
PDOUT
CHARGE
PUMP
PLLC
0
0
1
1
Fig.4 Basic block diagram of synthesiser
Synthesiser Mode
Synthesiser off
Synthesiser off
Synthesiser on
Reference oscillator and divider on, remainder of synthesiser circuitry off
Table 4. Synthesiser mode control
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet ZIF600.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ZIF600 | Pager Synthesiser and 4FSK Demodulator | Zarlink Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |