DataSheetWiki


NT128D64S88A0G fiches techniques PDF

ETC - 184pin One Bank Unbuffered DDR SDRAM MODULE

Numéro de référence NT128D64S88A0G
Description 184pin One Bank Unbuffered DDR SDRAM MODULE
Fabricant ETC 
Logo ETC 





1 Page

No Preview Available !





NT128D64S88A0G fiche technique
NT128D64S88A0G
128MB : 16M x 64
PC2100 / PC1600 Unbuffered DIMM
184pin One Bank Unbuffered DDR SDRAM MODULE Based on DDR266/200 16Mx8 SDRAM
Features
• 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module
• 16Mx64 Double Data Rate (DDR) SDRAMDIMM
(16M X 8 SDRA MS)
• Performance :
PC1600 PC2100
Speed Sort
- 8B - 75B - 7K Unit
DIMMCAS Latency
2 2.5 2
f CK Clock Frequency
100 133 133 MHz
t CK Clock Cycle
10 7.5 7.5 ns
f DQ DQ Burst Frequency 200 266 266 MHz
• Intended for 100 MHz and 133 MHz applications
• Inputs and outputs are SSTL-2 compatible
• VDD = 2.5Volt ±?0.2, VDD = 2.5Volt ± 0.2
• Single Pulsed RAS interface
• SDRAMs have 4 internal banks for concurrent operation
• Module has one physical bank
• Differential clock inputs
• Data is read or written on both clock edges
• DRAM DLL aligns DQ and DQS transitions with clock transitions.
Also aligns QFC transitions with clock during Read cycles
• Address and control signals are fully synchronous to positive
clock edge
• Programmable Operation:
- DIMMCAS Latency: 2, 2.5
- Burst Type: Sequential or Interleave
- Burst Length: 2, 4, 8
- Operation: Burst Read and Write
• Auto Refresh (CBR) and Self Refresh Modes
• Automatic and controlled precharge commands
• 12/10/2 Addressing (row/column/bank)
• 15.6 µs Max. Average Periodic Refresh Interval
• Serial Presence Detect
• Gold contacts
• SDRAMs in 66-pin TSOP Type II Package
Description
NT128D64S88A0G is an unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM),
organized as a one-bank high-speed memory array. The 16Mx64 module is a single-bank DIMM that uses eight 16Mx8 DDR
SDRAMs in 400 mil TSOP packages. The DIMM achieves high-speed data transfer rates of up to 266MHz. The DIMM is intended for use
in applications operating from 100 MHz to 133 MHz clock speeds with data rates of 200 to 266 MHz. Clock enable CKE0 controls all
devices on the DIMM.
Prior to any access operation, the device CAS latency and burst type/ length/operation type must be programmed into the DIMM by
address inputs A0-A11 and I/O inputs BA0 and BA1 using the mode register set cycle.
These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common
design files minimizes electrical variation between suppliers.
The DIMM uses serial presence detects implemented via a serial EEPROM using the two-pin IIC protocol. The first 128 bytes of serial PD
data are programmed and locked during module assembly. The last 128 bytes are available to the customer.
All NANYA 184 DDR SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25” long space-saving footprint.
Ordering Information
Part Number
NT128D64S88A0G-7K
NT128D64S88A0G –75B
NT128D64S88A0G –8B
Speed
143MHz (7ns @ CL = 2.5 )
133MHz (7.5ns @ CL= 2 )
133MHz (7.5ns @ CL= 2.5 )
100MHz (10ns @ CL = 2 )
125MHz (8ns @ CL = 2.5 )
100MHz (10ns @ CL = 2 )
PC2100
Organization
PC2100
16Mx64
PC1600
Leads
Gold
Power
2.5V
REV1.0 / June 2001
1
© NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

PagesPages 15
Télécharger [ NT128D64S88A0G ]


Fiche technique recommandé

No Description détaillée Fabricant
NT128D64S88A0G 184pin One Bank Unbuffered DDR SDRAM MODULE ETC
ETC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche