DataSheetWiki


BT8110B fiches techniques PDF

ETC - High-Capacity ADPCM Processor

Numéro de référence BT8110B
Description High-Capacity ADPCM Processor
Fabricant ETC 
Logo ETC 





1 Page

No Preview Available !





BT8110B fiche technique
www.DataSheet4U.com
Bt8110/8110B
High-Capacity ADPCM Processor
This specification describes the Bt8110 and Bt8110B multichannel ADPCM processor
CMOS integrated circuits that implement Adaptive Differential Pulse-Code Modulation
(ADPCM) encoding and decoding. The fixed-rate coding algorithms include those
specified in ANSI Standard T1.303-1989. These algorithms are identical to those in
ITU-T Recommendations G.726 and G.727. These circuits also implement the
variable-rate or embedded codes specified in ANSI Standard T1.310-1991 and ITU-T
Recommendation G.727.
A single ADPCM processor integrated circuit can provide 24 or 32 full-duplex
channels of ADPCM processing (encoding and decoding). In some applications, two
circuits can be combined to provide 48 or 64 full-duplex channels. Both A-law and µ-law
PCM translations are provided.
Interface options such as serial and parallel inputs and outputs, along with hardware
and microprocessor control modes, are provided by the integrated circuits. Up to 14
separate ADPCM algorithms are available in any given configuration on a per-channel
basis.
The Bt8110 requires an external lookup table ROM. The Bt8110B has an internal
lookup table ROM, or can use an external lookup table ROM. When in direct framer
interface mode, transparent channels in the Bt8110 will operate at 56 kbit/s; the
Bt8110B operates
been added to the
Batt86141k0bBi.t/Fso. rAmhoarrdewdaerteailcsoonntrothl,edDBirate8tca1tS1f0rhaBememetro4diUnet.eccroofnamctreomls,ordeefehratso
Table 1-1 and Table 1-4.
Distinguishing Features
• Bt8110B offers internal ROM
• 24 or 32 full-duplex channel capacity
(48 or 64 channels with two
processors)
• 2-, 3-, 4- and 5-bit quantization
dynamically selectable on a
channel-by-channel, frame-by-frame
basis
• Transparent channel operation
• Two control modes available:
microprocessor and hardware.
• Direct framer interface for both T1
and E1 signal formats
• Supports the optimal RESET function
described in the algorithm standards
• Supports even-bit inversion of A-law
inputs and outputs (required by
ITU-T Recommendations G.726, and
G.727)
• Minimum throughput delay
• Pin compatible with Bt8110
• 8 mw per-channel, low-power CMOS
DataShee
Functional Block Diagram
64 Kbit/s
PCM
Input
32 Kbit/s
ADPCM
Input
Convert to
Uniform
PCM
ENCODER
Input
Difference
+Signal
+
Signal
Signal
Estimate
Adaptive
Quantizer
Reconstructed
Signal
Adaptive
Predictor
+
Quantized
Inverse
Adaptive
Quantizer
Difference Signal
Quantized
+Difference
Inverse Signal
Adaptive
Quantizer
+
Reconstructed
Signal Convert to
PCM
DECODER
Signal
Estimate
Synchronous
Coding
Adjustment
Adaptive
Predictor
32 Kbit/s
ADPCM
Output
Applicable Standards
• ANSI T1.302-1987
• ANSI T1.303-1989
• ANSI T1.310-1991
• ITU-T G.726, G.727
• ANSI T1.501-1994
• ANSI T1Y1 Technical Reports #3 and
#10
64 Kbit/s
PCM
Output
Applications
• T1/E1 Transcoders
• T1/E1 Multiplexers
• Personal Communications Systems:
Digital European Cordless
Telecommunications (DECT),
Personal Access Communications
System (PACS)
• Wireless Local Loop
• Voice PairGain
• DCME Systems
• Speech Processing/Recording
• Voice Mail/Packetization
• Voice over ATM/Frame Relay
DataSheet4U.com
Data Sheet
DataSheet4 U .com
DataSheet4U.com
100060C
January 2000

PagesPages 30
Télécharger [ BT8110B ]


Fiche technique recommandé

No Description détaillée Fabricant
BT8110 High-Capacity ADPCM Processor ETC
ETC
BT8110B High-Capacity ADPCM Processor ETC
ETC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche