DataSheetWiki


ZL30410 fiches techniques PDF

Zarlink Semiconductor - Multi-service Line Card PLL

Numéro de référence ZL30410
Description Multi-service Line Card PLL
Fabricant Zarlink Semiconductor 
Logo Zarlink Semiconductor 





1 Page

No Preview Available !





ZL30410 fiche technique
www.DataSheet4U.com
ZL30410
Multi-service Line Card PLL
Data Sheet
Features
• Generates clocks for OC-3, STM-1, DS3, E3,
DS2, DS1, E1, 19.44 MHz and ST-BUS
• Meets jitter generation requirements for STM-1,
OC-3, DS3, E3, J2 (DS2), E1 and DS1 interfaces
• Compatible with GR-253-CORE SONET stratum
3 and G.813 SEC timing compliant clocks
• Provides “hit-less” reference switching
• Detects frequency of both reference clocks and
synchronizes to any combination of 8 kHz, 1.544
MHz, 2.048 MHz and 19.44 MHz reference
frequencies
• Continuously monitors both references for
frequency accuracy exceeding ±12 ppm
• Holdover accuracy of 70x10 -12 meets GR-1244
Stratum 3E and ITU-T G.812 requirements
• Meets requirements of G.813 Option 1 for SDH
Equipment Clocks (SEC) and GR-1244 for
Stratum 4E and Stratum 4 Clocks
• 3.3V power supply
Applications
• Line Card synchronization for SDH, SONET, DS3,
E3, J2 (DS2), E1 and DS1 interfaces
• Timing card synchronization for SDH and PDH
Network Elements
November 2003
Ordering Information
ZL30410QCC
80 Pin LQFP
-40°C to 85°C
• Clock generation for ST-BUS and GCI timing
Description
The ZL30410 is a Multi-service Line Card
Phase-Locked Loop designed to generate multiple
clocks for SONET, SDH and PDH equipment including
timing for ST-BUS and GCI interfaces.
The ZL30410 operates in NORMAL (LOCKED),
HOLDOVER and FREE-RUN modes to ensure that in
the presence of jitter and interruptions to the reference
signals, the generated clocks meet international
standards. The filtering characteristics of the PLL are
hardware pin selectable and they do not require any
external adjustable components. The ZL30410 uses an
external 20 MHz Master Clock Oscillator to provide a
stable timing source for the HOLDOVER operation.
PRI
PRIOR
SEC
SECOR
RefSel
RESET
VDD GND
Primary
Acquisition
PLL
Secondary
Acquisition
PLL
C20i
Master Clock
Frequency
Calibration
MUX
FCS
Core PLL
OE
APLL
Clock
Synthesizer
Control State Machine
JTAG
IEEE
1149.1a
MS1 MS2 RefAlign LOCK HOLDOVER
Figure 1 - Functional Block Diagram
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.
C155P/N
C34/C44
C19o
C16o
C8o
C6o
C4o
C2o
C1.5o
F16o
F8o
F0o
E3DS3/OC3
E3/DS3
Tclk
Tdi
Tdo
Tms
Trst
07

PagesPages 30
Télécharger [ ZL30410 ]


Fiche technique recommandé

No Description détaillée Fabricant
ZL30410 Multi-service Line Card PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30414 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30415 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30416 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche