DataSheetWiki


ZL30415 fiches techniques PDF

Zarlink Semiconductor - SONET/SDH Clock Multiplier PLL

Numéro de référence ZL30415
Description SONET/SDH Clock Multiplier PLL
Fabricant Zarlink Semiconductor 
Logo Zarlink Semiconductor 





1 Page

No Preview Available !





ZL30415 fiche technique
www.DataSheet4U.com
ZL30415
SONET/SDH Clock Multiplier PLL
Data Sheet
Features
• Meets jitter requirements of Telcordia GR-253-
CORE for OC-12, OC-3, and OC-1 rates
• Meets jitter requirements of ITU-T G.813 for STM-
4, and STM-1 rates
• Provides one differential LVPECL output clock
selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz,
155.52 MHz, or 622.08 MHz
• Provides a single-ended CMOS output clock at
19.44 MHz
• Accepts a single-ended CMOS reference at
19.44 MHz or a differential LVDS, LVPECL, or
CML reference at 19.44 MHz or 77.76 MHz
• Provides a LOCK indication
• 3.3 V supply
Applications
• SONET/SDH line cards
November 2004
Ordering Information
ZL30415GGC
64 Ball CABGA
-40°C to +85°C
Description
The ZL30415 is an analog phase-locked loop (APLL)
designed to provide jitter attenuation and rate
conversion for SDH (Synchronous Digital Hierarchy)
and SONET (Synchronous Optical Network)
networking equipment. The ZL30415 generates low
jitter output clocks that meet the jitter requirements of
Telcordia GR-253-CORE OC-12, OC-3, OC-1 rates
and ITU-T G.813 STM-4 and STM-1 rates.
The ZL30415 accepts a CMOS compatible reference
at 19.44 MHz or a differential LVDS, LVPECL, or CML
reference at 19.44 MHz or 77.76 MHz and generates a
differential LVPECL output clock selectable to
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or
622.08 MHz, and a single-ended CMOS clock at
19.44 MHz. The ZL30415 provides a lock indication.
REF_SEL
LPF
FS3 FS2 FS1
C19i
REFinP/N
C19i or C77i
CML, LVDS,
LVPECL input
Reference
Selection
MUX
Frequency
& Phase
Detector
State
Machine
Loop
Filter
VCO
19.44 MHz and 77.76 MHz
Reference
and
Bias Circuit
Frequency
Dividers
and
Clock
Drivers
REF_FREQ LOCK
BIAS
VCC GND VDD
C19oEN
C19o, C38o, C77o,
C155o, C622o,
LVPECL output
OC-CLKoP/N
C19o
03
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.

PagesPages 23
Télécharger [ ZL30415 ]


Fiche technique recommandé

No Description détaillée Fabricant
ZL30410 Multi-service Line Card PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30414 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30415 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor
ZL30416 SONET/SDH Clock Multiplier PLL Zarlink Semiconductor
Zarlink Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche