|
|
PDF 54AC175 Data sheet ( Hoja de datos )
| Número de pieza | 54AC175 | |
| Descripción | Quad D Flip-Flop | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 54AC175 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
August 1998
54AC175 • 54ACT175
Quad D Flip-Flop
General Description
The ’AC/’ACT175 is a high-speed quad D flip-flop. The de-
vice is useful for general flip-flop requirements where clock
and clear inputs are common. The information on the D in-
puts is stored during the LOW-to-HIGH clock transition. Both
true and complemented outputs of each flip-flop are pro-
vided. A Master Reset input resets all flip-flops, independent
of the Clock or D inputs, when LOW.
n Buffered positive edge-triggered clock
n Asynchronous common reset
n True and complement output
n Outputs source/sink 24 mA
n ’ACT175 has TTL-compatible inputs
n Standard Microcircuit Drawing (SMD)
— ’AC175: 5962-89552
— ’ACT175: 5962-89693
Features
n Edge-triggered D-type inputs
Logic Symbols
Connection Diagrams
Pin Assignment
for DIP and Flatpak
IEEE/IEC
DS100278-1
DS100278-3
Pin Assignment for LCC
DS100278-2
Pin Names
D0– D3
CP
MR
Q0– Q3
Q0– Q3
Description
Data Inputs
Clock Pulse Input
Master Reset Input
True Outputs
Complement Outputs
FACT® is a registered trademark of Fairchild Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS100278
DS100278-4
www.national.com
1 page  
AC Electrical Characteristics
Symbol
Parameter
fmax Maximum Clock
Frequency
tPLH Propagation Delay
CP to Qn or Qn
tPHL Propagation Delay
CP to Qn or Qn
tPLH Propagation Delay
MR to Qn
tPHL Propagation Delay
MR to Qn
Note 8: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V
VCC
(V)
(Note 8)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
AC Operating Requirements
Symbol
Parameter
ts Setup Time, HIGH or LOW
Dn to CP
th Hold Time, HIGH or LOW
Dn to CP
tw CP Pulse Width
HIGH or LOW
tw MR Pulse Width, LOW
trec Recovery Time
MR to CP
Note 9: Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V
VCC
(V)
(Note 9)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
54AC
TA = −55˚C to +125˚C
CL = 50 pF
Min Max
95
95
1.0 14.5
1.5 10.5
1.0 15.0
1.5 11.5
1.0 15.0
1.5 11.0
1.0 13.5
1.5 10.5
54AC
TA = −55˚C to +125˚C
CL = 50 pF
Guaranteed Minimum
5.0
3.5
2.0
2.5
6.0
5.0
5.5
5.0
1.5
1.5
Units
MHz
ns
ns
ns
ns
Units
ns
ns
ns
ns
ns
Fig.
No.
Fig.
No.
5 www.national.com
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet 54AC175.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 54AC174 | Hex D Flip-Flop | National Semiconductor |
| 54AC174 | Hex D Flip-Flop with Master Reset (Rev. A) |  Texas Instruments |
| 54AC175 | Quad D Flip-Flop | National Semiconductor |
| 54AC175 | 54AC175 54ACT175 Quad D Flip-Flop (Rev. B) | Texas Instruments |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |