DataSheetWiki


SY100E111A fiches techniques PDF

Micrel Semiconductor - 1:9 DIFFERENTIAL CLOCK DRIVER

Numéro de référence SY100E111A
Description 1:9 DIFFERENTIAL CLOCK DRIVER
Fabricant Micrel Semiconductor 
Logo Micrel Semiconductor 





1 Page

No Preview Available !





SY100E111A fiche technique
Micrel, Inc.
5V/3.3V 1:9 DIFFERENTIAL
CLOCK DRIVER (w/o ENABLE)
Precison Edge®
PrecisioSnSYY1E0100dEEg11e1111®AA//LL
SY10E111A/L
SY100E111A/L
FEATURES
s 5V and 3.3V power supply options
s 200ps part-to-part skew
Precision Edge®
s 50ps output-to-output skew
s Differential design
DESCRIPTION
s VBB output
The SY10/100E111A/L are low skew 1-to-9 differential
s Voltage and temperature compensated outputs
driver designed for clock distribution in mind. The
s 75Kinput pulldown resistors
s Fully compatible with Motorola MC100LVE111
s Available in 28-pin PLCC package
SY10/100E111A/L's function and performance are similar to
the popular SY10/100E111, with the improvement of lower
jitter and the added feature of low voltage operation. It accepts
one signal input, which can be either differential or single-
BLOCK DIAGRAM
ended if the VBB output is used. The signal is fanned out to 9
identical differential outputs.
The E111A/L are specifically designed, modeled and
produced with low skew as the key goal. Optimal design and
Q0 layout serve to minimize gate to gate skew within a device, and
Q0 empirical modeling is used to determine process control limits
that ensure consistent t distributions from lot to lot. The net
Q1
pd
result is a dependable, guaranteed low skew device.
Q1 To ensure that the tight skew specification is met it is
Q2 necessary that both sides of the differential output are
Q2 www.DataSheette4Ur.cmominated into 50, even if only one side is being used. In
Q3 most applications, all nine differential pairs will be used and
Q3 therefore terminated. In the case where fewer that nine pairs
are used, it is necessary to terminate at least the output pairs
IN Q4 on the same package side as the pair(s) being used on that
IN Q4 side, in order to maintain minimum skew. Failure to do this will
Q5 result in small degradations of propagation delay (on the order
Q5 of 10-20ps) of the output(s) being used which, while not being
catastrophic to most designs, will mean a loss of skew margin.
Q6
The E111A/L, as with most other ECL devices, can be
Q6
Q7
operated from a positive V supply in PECL mode. This
CC
allows the E111A/L to be used for high performance clock
Q7 distribution in +5V/+3.3V systems. Designers can take
Q8 advantage of the E111A/L's performance to distribute low
VBB Q8 skew clocks across the backplane or the board. In a PECL
environment, series or Thevenin line terminations are typically
used as they require no additional power supplies. For
systems incorporating GTL, parallel termination offers the
lowest power by taking advantage of the 1.2V supply as
PIN NAMES
terminating voltage.
Pin
IN, IN
Q0, Q0 — Q8, Q8
VBB
VCCO
Function
Differential Input Pair
Differential Outputs
VBB Output
VCC to Output
Precision Edge is a registered trademark of Micrel, Inc.
M9999-032006
[email protected] or (408) 955-1690
1
Rev.: J
Amendment: /0
Rev. Date: March 2006

PagesPages 6
Télécharger [ SY100E111A ]


Fiche technique recommandé

No Description détaillée Fabricant
SY100E111 5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER (w/ENABLE) Micrel Semiconductor
Micrel Semiconductor
SY100E111A 1:9 DIFFERENTIAL CLOCK DRIVER Micrel Semiconductor
Micrel Semiconductor
SY100E111AL 1:9 DIFFERENTIAL CLOCK DRIVER Micrel Semiconductor
Micrel Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche