DataSheetWiki


AZ100LVE111E fiches techniques PDF

Arizona Microtek - ECL/PECL 1:9 Differential Clock Driver

Numéro de référence AZ100LVE111E
Description ECL/PECL 1:9 Differential Clock Driver
Fabricant Arizona Microtek 
Logo Arizona Microtek 





1 Page

No Preview Available !





AZ100LVE111E fiche technique
www.DataSheet4U.com
ARIZONA MICROTEK, INC.
AZ10LVE111E
AZ100LVE111E
ECL/PECL 1:9 Differential Clock Driver with Enable
FEATURES
PACKAGE AVAILABILITY
Operating Range of 3.0V to 5.5V
Low Skew
Guaranteed Skew Spec
PACKAGE
PLCC 28
PART NO.
AZ10LVE111EFN
MARKING
AZ10
LVE111E
<Date Code>
NOTES
1,2
Differential Design
AZ100
Enable
PLCC 28
AZ100LVE111EFN LVE111E
1,2
VBB Output
75kΩ Internal Input Pulldown Resistors
<Date Code>
1 Add R2 at end of part number for 13 inch (750 parts) Tape & Reel.
2 Date code format: “YY” for year followed by “WW” for week.
Direct Replacement for ON Semiconductor
MC10E111 & MC100E111
DESCRIPTION
The AZ10/100LVE111E is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The
IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the
device by forcing all Q outputs LOW and all Q¯ outputs HIGH.
The AZ100LVE111E provides a VBB output for single-ended use or a DC bias reference for AC coupling to the
device. For single–ended input applications, the VBB reference should be connected to one side of the IN/I¯N¯
differential input pair. The input signal is then fed to the other IN/I¯N¯ input. The VBB pin should be used only as a
bias for the AZ100LVE111E as its current sink/source capability is limited. When used, the VBB pin should be
bypassed to ground via a 0.01μF capacitor.
The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and
layout serve to minimize gate-to-gate within-device skew, and empirical modeling is used to determine process
control limits that ensure consistent tpd distributions from lot-to-lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met, both sides of the differential output must be terminated into
50Ω, even if only one side is used. In most applications all nine differential pairs will be used and therefore
terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on
the same package side (i.e. sharing the same VCCO) as the pair(s) being used on that side, in order to maintain
minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps) of
the output(s) being used that, while not being catastrophic to most designs, will mean a loss of skew margin.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541
www.azmicrotek.com

PagesPages 6
Télécharger [ AZ100LVE111E ]


Fiche technique recommandé

No Description détaillée Fabricant
AZ100LVE111 ECL/PECL 1:9 Differential Clock Driver Arizona Microtek
Arizona Microtek
AZ100LVE111 ECL/PECL 1:9 Differential Clock Driver Arizona Microtek
Arizona Microtek
AZ100LVE111E ECL/PECL 1:9 Differential Clock Driver Arizona Microtek
Arizona Microtek
AZ100LVE111E ECL/PECL 1:9 Differential Clock Driver Arizona Microtek
Arizona Microtek

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche