DataSheetWiki


RD151TS502US fiches techniques PDF

Renesas Technology - PLL clock generator series

Numéro de référence RD151TS502US
Description PLL clock generator series
Fabricant Renesas Technology 
Logo Renesas Technology 





1 Page

No Preview Available !





RD151TS502US fiche technique
www.DataSheet4U.com
RD151TS502US
PLL clock generator series
REJ03D0898-0100
Rev.1.00
Apr 25, 2007
Description
RD151TS502US is phase-locked loop clock generator with high-performance. And RD151TS502US is low-jitters and
will enable high density mounting by shrink small-size package (SSOP-8).
Features
Input frequency:
Output frequency:
27.0 MHz
27.0 MHz (1 : 1), 33.75 MHz (1 : 1.25)
13.5 MHz (1 : 0.5), 16.875MHz (1 : 0.625) (Selectable)
Key Specifications
Supply voltages: VDD = 2.7 to 3.6 V
Operating temperature = -10 to 75 °C
Cycle to cycle jitter = ±75 ps typ.
Clock output duty cycle = 50±5%
Stabilization time: 2ms max
Power-down mode is supported
Ordering Information
Part Name
Package Type
RD151TS502USE
SSOP-8 pin
Package Code
(Previous Package Code)
PVSP0008KA–A
(TTP-8DBV)
Package
Abbreviation
US
Taping
Abbreviation (Quantity)
E (3,000 pcs / Reel)
Pin Arrangement
VDD 1
8 DIV2
VDD 2
7 IN
VSS 3
6 SEL
OUT 4
(Top view)
5 PDWN
REJ03D0898-0100 Rev.1.00 Apr 25, 2007
Page 1 of 6

PagesPages 7
Télécharger [ RD151TS502US ]


Fiche technique recommandé

No Description détaillée Fabricant
RD151TS502US PLL clock generator series Renesas Technology
Renesas Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche