|
|
Número de pieza | KK4541B | |
Descripción | Programmable Timer High-Performance Silicon-Gate CMOS | |
Fabricantes | KODENSHI KOREA | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de KK4541B (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
No Preview Available ! www.DataSheet4U.com
TECHNICAL DATA
KK4541B
Programmable Timer
High-Performance Silicon-Gate CMOS
The KK4541B programmable timer consists of a 16-stage binary
counter, an oscillator that is controlled by external R-C components (2
resistors and a capacitor), an automatic power-on reset circuit, and output
control logic. The counter increments on positive-edge clock transitons
and can also be reset via the MASTER RESET input.
The output from this timer is the Q or not Q output from the 8th, 10th,
13th, or 16th counter stage. The desired stage is chosen using time-select
inputs A and B. The output is available in either of two modes selectable
via the MODE input, pin 10. When this MODE input is a logic “1”,the
output will be a continuous square wave having a frequency equal to the
oscillator frequency divided by 2N. With the MODE input set to logic ”0” ORDERING INFORMATION
and after a MASTER RESET is initiated, the output (assuming Q output
has been selected) changes from a low to a high state after 2N-1 counts and
KK4541BN Plastic
KK4541BD SOIC
remains in that state until another MASTER RESET pulse is applied or TA = -55° to 125° C for all packages
the MODE input is set to a logic “1”.
Timing is initialized by setting the AUTO RESET input (pin 5) to
logic “0”and turning power on. If pin 5 is set to logic “1”, the AUTO RESET circuit is disabled and counting will not
start untill after a positive MASTER RESET pulse is applied and returns to a low level. The AUTO RESET consumes
an appreciable amount of power and should not be used if low-power operation is desired. For reliable automatic
power-on reset, VCC should be greater than 5V.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 14 =VCC
PIN 7 = GND
PINS 4,11 = NO CONNECTION
NC = NO CONNECTION
1
1 page www.DataSheet4U.com
KK4541B
Figure 1. Switching Weveforms
FREQUENCY SELECTION TABLE
FUNCTION TABLE
INPUTS
AB
LL
LH
HL
HH
No. of Stages
N
13
10
8
16
Count
2N
8192
1024
256
65536
PIN STATE
01
5 Auto Reset On Auto Reset Disable
6 Master Reset Off Master Reset On
9 Output Initially Output Initially High
Low After Reset After Reset (not Q)
(Q)
10 Single Transition Recycle Mode
Mode
EXPANDED LOGIC DIAGRAM
5
5 Page |
Páginas | Total 6 Páginas | |
PDF Descargar | [ Datasheet KK4541B.PDF ] |
Número de pieza | Descripción | Fabricantes |
KK4541B | Programmable Timer High-Performance Silicon-Gate CMOS | KODENSHI KOREA |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |