|
|
PDF AD5066 Data sheet ( Hoja de datos )
| Número de pieza | AD5066 | |
| Descripción | Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD5066 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
Preliminary Technical Data
Fully Accurate 16-Bit UnBuffwewrwe.DdatVaSOhUeTetD4UA.cComSPI
Interface 2.7 V to 5.5 V in a TSSOP
AD5066
FEATURES
Low power Quad 16 bit DAC, ± 1LSB INL
Individual reference pins
2.7 V to 5.5 V power supply
Unbuffered voltage output capable of driving 60KΩ
Fast Settling time of 4 us typically
Power-on reset to zero scale or mid-scale
Per channel power-down
3 power-down functions
Low glitch on power up
Hardware LDAC with LDAC override function
CLR Function to programmable code
Small 16 lead TSSOP
APPLICATIONS
Process control
Data acquisition systems
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators
GENERAL DESCRIPTION
The AD5066 is a low power, 16-bit quad-channel, unbuffered
voltage-out DAC offering relative accuracy specs of 1LSB INL
with individual reference pin and can operate from a single
2.7V to 5.5V. The AD5066 parts also offer a differential
accuracy specification of ±1 LSB. Reference buffers are also
provided on-chip. The parts use a versatile 3-wire, low power
Schmitt trigger serial interface that operates at clock rates up to
50 MHz and is compatible with standard SPI®, QSPI™,
MICROWIRE™, and DSP interface standards. The AD5066
incorporates a power-on reset circuit that ensures the DAC
output powers up zero scale or midscale and remains there until
a valid write takes place to the device. The AD5066 contain a
power-down feature that reduces the current consumption of
the device to typically 330 nA at 5 V and provides software
selectable output loads while in power-down mode. The part
can be placed into power-down mode over the serial interface.
Total unadjusted error for the part is <0.8 mV. Both parts
exhibit very low glitch on power-up.
FUNCTIONAL BLOCK DIAGRAMS
Figure 1.AD5066
Table 1. Related Devices
Part No.
Description
AD5666
Quad,16-bit buffered D/A,16 LSB INL, TSSOP
AD5065/45/25 Quad,16-bit buffered D/A,1 LSB INL, TSSOP
AD5064/44/24 Quad 16-bit nanoDAC, 1 LSB INL, TSSOP
AD5063/62
16-bit nanoDAC, 1 LSB INL, MSOP
AD5061
16-/14bit nanoDAC, 4 LSB INL, SOT-23
AD5060/40
16-/14bit nanoDAC, 1 LSB INL, SOT-23
The outputs of all DACs can be updated simultaneously using
the LDAC function, with the added functionality of user-select-
able DAC channels to simultaneously update. There is also an
asynchronous CLR that clears all DACs to a software-selectable
code - 0 V, midscale, or full scale.
PRODUCT HIGHLIGHTS
1. Quad channel available in 16-lead TSSOP package.
2. Individual voltage reference pins
3. 16 bit accurate, 1 LSB INL.
4. Low glitch on power-up.
5. High speed serial interface with clock speeds up to 50 MHz.
6. Three power-down modes available to the user.
7. Reset to known output voltage (zero scale).
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2007 Analog Devices, Inc. All rights reserved.
1 page  
Preliminary Technical Data
AD5066www.DataSheet4U.com
AC CHARACTERISTICS
VDD = 2.7 V to 5.5 V, RL = 2 kΩ to GND, CL = 200 pF to GND, VREFIN = 4.096 unless otherwise specified. All specifications TMIN to TMAX,
unless otherwise noted.
Table 3.
Parameter1, 2
Output Voltage Settling Time
Min Typ
5
Output Voltage Settling Time
14
Slew Rate
Digital-to-Analog Glitch Impulse
Reference Feedthrough
Digital Feedthrough
Digital Crosstalk
Analog Crosstalk
DAC-to-DAC Crosstalk
AC Crosstalk
AC PSRR
Multiplying Bandwidth
Total Harmonic Distortion
Output Noise Spectral Density
Output Noise
1.5
4
−90
0.1
0.5
6
6.5
6
TBD
340
−80
64
60
6
Max Unit
μs
μs
V/μs
nV-s
dB
nV-s
nV-s
nV-s
nV-s
nV-s
Conditions/Comments3
¼ to ¾ scale settling to ±1 LSB,RL = 5kΩ single channel update
including DAC calibration sequence
¼ to ¾ scale settling to ±1 LSB,RL = 5kΩ all channel update including
DAC calibration sequence
1 LSB change around major carry
VREF = 2 V ± 0.1 V p-p, frequency = 10 Hz to 20 MHz
kHz
dB
nV/√Hz
nV/√Hz
μV p-p
VREF = 2 V ± 0.2 V p-p
VREF = 2 V ± 0.1 V p-p, frequency = 10 kHz
DAC code = 0x8400, 1 kHz
DAC code = 0x8400, 10 kHz
0.1 Hz to 10 Hz
1 Guaranteed by design and characterization; not production tested.
2 See the Terminology section.
3 Temperature range is −40°C to + 105°C, typical at 25°C.
Rev. PrB | Page 5 of 20
5 Page 
Preliminary Technical Data
Digital Crosstalk
Digital crosstalk is the glitch impulse transferred to the output
of one DAC at midscale in response to a full-scale code change
(all 0s to all 1s or vice versa) in the input register of another
DAC. It is measured in standalone mode and is expressed in
nV-s.
Analog Crosstalk
Analog crosstalk is the glitch impulse transferred to the output
of one DAC due to a change in the output of another DAC. It is
measured by loading one of the input registers with a full-scale
code change (all 0s to all 1s or vice versa) while keeping LDAC
high, and then pulsing LDAC low and monitoring the output of
the DAC whose digital code has not changed. The area of the
glitch is expressed in nV-s.
DAC-to-DAC Crosstalk
DAC-to-DAC crosstalk is the glitch impulse transferred to the
output of one DAC due to a digital code change and subsequent
output change of another DAC. This includes both digital and
analog crosstalk. It is measured by loading one of the DACs
with a full-scale code change (all 0s to all 1s or vice versa) with
LDAC low and monitoring the output of another DAC. The
energy of the glitch is expressed in nV-s.
AD5066www.DataSheet4U.com
Multiplying Bandwidth
The amplifiers within the DAC have a finite bandwidth. The
multiplying bandwidth is a measure of this. A sine wave on the
reference (with full-scale code loaded to the DAC) appears on
the output. The multiplying bandwidth is the frequency at
which the output amplitude falls to 3 dB below the input.
Total Harmonic Distortion (THD)
Total harmonic distortion is the difference between an ideal
sine wave and its attenuated version using the DAC. The sine
wave is used as the reference for the DAC, and the THD is a
measure of the harmonics present on the DAC output. It is
measured in decibels.
Rev. PrB | Page 11 of 20
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet AD5066.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD5060 | Full Accurate 14/16 Bit Vout nanoDac Buffered | Analog Devices |
| AD5061 | 16-Bit Vout nanoDAC Converter | Analog Devices |
| AD5062 | (AD5062 / AD5063) Full Accurate 16 Bit Vout nanoDac | Analog Devices |
| AD5063 | (AD5062 / AD5063) Full Accurate 16 Bit Vout nanoDac | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |