DataSheetWiki


W332M72V-XBX fiches techniques PDF

White Electronic Designs - 32Mx72 Synchronous DRAM

Numéro de référence W332M72V-XBX
Description 32Mx72 Synchronous DRAM
Fabricant White Electronic Designs 
Logo White Electronic Designs 





1 Page

No Preview Available !





W332M72V-XBX fiche technique
White Electronic Designs
W332M72V-XBX
www.DataSheet4U.com
32Mx72 Synchronous DRAM
FEATURES
High Frequency = 100, 125, 133MHz
Package:
• 219 Plastic Ball Grid Array (PBGA), 32 x 25mm
3.3V ±0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
8,192 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 32M x 72
Weight: W332M72V-XBX – 3.5 grams typical
BENEFITS
40% SPACE SAVINGS
Reduced part count
Reduced I/O count
• 19% I/O Reduction
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
Pinout compatible with lower desities
WEDPN4M72V-XB2X, WEDPN8M72V-XB2X and
WEDPN16M72V-XB2X
* This product is subject to change without notice.
GENERAL DESCRIPTION
The 256MByte (2Gb) SDRAM is a high-speed CMOS,
dynamic random-access, memory using 5 chips containing
536,870,912 bits. Each chip is internally configured as a
quad-bank DRAM with a synchronous interface. Each of
the chip’s 134,217,728-bit banks is organized as 8,192
rows by 1,024 columns by 16 bits.
Read and write accesses to the SDRAM are burst ori-
ented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0, BA1 select the bank; A0-
12 select the row). The address bits registered coincident
with the READ or WRITE command are used to select the
starting column location for the burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 2Gb SDRAM uses an internal pipelined architecture to
achieve high-speed operation. This architecture is compatible
with the 2n rule of prefetch architectures, but it also allows
the column address to be changed on every clock cycle to
achieve a high-speed, fully random access. Precharging
one bank while accessing one of the other three banks
will hide the precharge cycles and provide seamless, high-
speed, random-access operation.
The 2Gb SDRAM is designed to operate at 3.3V. An auto
refresh mode is provided, along with a power-saving,
power-down mode.
Discrete Approach
11.9 11.9 11.9 11.9
11.9
22.3
54
TSOP
54
TSOP
54
TSOP
54
TSOP
54
TSOP
Area
I/O
Count
5 x 265mm2 = 1328mm2
5 x 54 pins = 270 pins
ACTUAL SIZE
White Electronic Designs
W332M72V-XBX
25
32
S
A
V
I
N
G
S
800mm2
40%
219 Balls
19%
March 2006
Rev. 3
1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

PagesPages 15
Télécharger [ W332M72V-XBX ]


Fiche technique recommandé

No Description détaillée Fabricant
W332M72V-XBX 32Mx72 Synchronous DRAM White Electronic Designs
White Electronic Designs

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche