DataSheetWiki


CY14B512Q2 fiches techniques PDF

Cypress Semiconductor - 512-Kbit (64 K X 8) Serial (SPI) nvSRAM

Numéro de référence CY14B512Q2
Description 512-Kbit (64 K X 8) Serial (SPI) nvSRAM
Fabricant Cypress Semiconductor 
Logo Cypress Semiconductor 





1 Page

No Preview Available !





CY14B512Q2 fiche technique
CY14B512Q1
CY14B512Q2
CY14B512Q3
512-Kbit (64 K × 8) Serial (SPI) nvSRAM
Features512-Kbit (64 K × 8) Serial (SPI) nvSRAM
512-Kbit nonvolatile static random access memory (nvSRAM)
Internally organized as 64 K × 8
STORE to QuantumTrap nonvolatile elements initiated
automatically on power-down (AutoStore) or by user using
HSB pin (Hardware STORE) or SPI instruction (Software
STORE)
RECALL to SRAM initiated on power-up (Power-Up
RECALL) or by SPI instruction (Software RECALL)
Automatic STORE on power-down with a small capacitor
(except for CY14B512Q1)
High reliability
Infinite read, write, and RECALL cycles
1 million STORE cycles to QuantumTrap
Data retention: 20 years
High speed serial peripheral interface (SPI)
40 MHz clock rate
Supports SPI mode 0 (0,0) and mode 3 (1,1)
Write protection
Hardware protection using Write Protect (WP) pin
Software protection using Write Disable instruction
Software block protection for 1/4,1/2, or entire array
Low power consumption
Single 3 V +20%, –10% operation
Average active current of 10 mA at 40 MHz operation
Industry standard configurations
Industrial temperature
CY14B512Q1 has identical pin configuration to industry
standard 8-pin NV memory
8-pin dual flat no-lead (DFN) package and 16-pin small
outline integrated circuit (SOIC) package
Restriction of hazardous substances (RoHS) compliant
Functional Overview
The Cypress CY14B512Q1/CY14B512Q2/CY14B512Q3
combines a 512-Kbit nvSRAM[1] with a nonvolatile element in
each memory cell with serial SPI interface. The memory is
organized as 64 K words of 8 bits each. The embedded
nonvolatile elements incorporate the QuantumTrap technology,
creating the world’s most reliable nonvolatile memory. The
SRAM provides infinite read and write cycles, while the
QuantumTrap cell provides highly reliable nonvolatile storage of
data. Data transfers from SRAM to the nonvolatile elements
(STORE operation) takes place automatically at power-down
(except for CY14B512Q1). On power-up, data is restored to the
SRAM from the nonvolatile memory (RECALL operation). The
STORE and RECALL operations can also be initiated by the user
through SPI instruction.
Configuration
Feature
AutoStore
Software
STORE
Hardware
STORE
CY14B512Q1
No
Yes
CY14B512Q2
Yes
Yes
CY14B512Q3
Yes
Yes
No No Yes
Logic Block Diagram
VCC
VCAP
CS
WP
SCK
HOLD
Instruction decode
Write protect
Control logic
QuantumTrap
64 K X 8
SRAM Array
64 K X 8
STORE
RECALL
Power Control
STORE/RECALL
Control
HSB
www.DataSheet4U.com
SI
Instruction
register
Address
Decoder
A0-A15
D0-D7
Data I/O register
SO
Note
1. This device will be referred to as nvSRAM throughout the document.
Status Register
Cypress Semiconductor Corporation • 198 Champion Court
Document #: 001-53873 Rev. *E
• San Jose, CA 95134-1709 • 408-943-2600
Revised January 12, 2011
[+] Feedback

PagesPages 27
Télécharger [ CY14B512Q2 ]


Fiche technique recommandé

No Description détaillée Fabricant
CY14B512Q 512-Kbit (64 K x 8) SPI nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B512Q1 512-Kbit (64 K X 8) Serial (SPI) nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B512Q2 512-Kbit (64 K X 8) Serial (SPI) nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B512Q3 512-Kbit (64 K X 8) Serial (SPI) nvSRAM Cypress Semiconductor
Cypress Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche