DataSheetWiki


CY14B108N fiches techniques PDF

Cypress Semiconductor - 8-Mbit (1024 K x 8/512 K x 16) nvSRAM

Numéro de référence CY14B108N
Description 8-Mbit (1024 K x 8/512 K x 16) nvSRAM
Fabricant Cypress Semiconductor 
Logo Cypress Semiconductor 





1 Page

No Preview Available !





CY14B108N fiche technique
CY14B108L
CY14B108N
8-Mbit (1024 K × 8/512 K × 16) nvSRAM
8-Mbit (1024 K × 8/512 K × 16) nvSRAM
Features
20 ns, 25 ns, and 45 ns access times
Internally organized as 1024 K × 8 (CY14B108L) or 512 K ×16
(CY14B108N)
Hands off automatic STORE on power-down with only a small
capacitor
STORE to QuantumTrap nonvolatile elements initiated by
software, device pin, or AutoStore on power-down
RECALL to SRAM initiated by software or power-up
Infinite Read, Write, and RECALL cycles
1 million STORE cycles to QuantumTrap
20 year data retention
Single 3 V +20, –10operation
Industrial temperature
Packages
44-/54-pin thin small outline package (TSOP) Type II
48-ball fine-pitch ball grid array (FBGA)
Pb-free and restriction of hazardous substances (RoHS)
compliant
Functional Description
The Cypress CY14B108L/CY14B108N is a fast static RAM
(SRAM), with a nonvolatile element in each memory cell. The
memory is organized as 1024 Kbytes of 8 bits each or 512 K
words of 16 bits each. The embedded nonvolatile elements
incorporate QuantumTrap technology, producing the world’s
most reliable nonvolatile memory. The SRAM provides infinite
read and write cycles, while independent nonvolatile data
resides in the highly reliable QuantumTrap cell. Data transfers
from the SRAM to the nonvolatile elements (the STORE
operation) takes place automatically at power-down. On
power-up, data is restored to the SRAM (the RECALL operation)
from the nonvolatile memory. Both the STORE and RECALL
operations are also available under software control.
Logic Block Diagram [1, 2, 3]
A0
A1
A2
A3
A4
A5
A6
A7
A8
A17
A18
A19
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
Quatrum Trap
2048 X 2048 X 2
R
O STORE
W
RECALL
D
E STATIC RAM
C ARRAY
O 2048 X 2048 X 2
D
E
R
I
N
P
U
T
B COLUMN I/O
U
F
F
E
R COLUMN DEC
S
A9 A10 A11 A12 A13 A14 A15 A16
VCC
VCAP
POWER
CONTROL
STORE/RECALL
CONTROL
SOFTWARE
DETECT
HSB
A14 - A2
OE
WE
CE
BLE
BHE
Notes
1. Address A0–A19 for × 8 configuration and Address A0–A18 for × 16 configuration.
2. Data DQ0–DQ7 for × 8 configuration and Data DQ0–DQ15 for × 16 configuration.
3. BHE and BLE are applicable for × 16 configuration only.
Cypress Semiconductor Corporation • 198 Champion Court
wwwD.DocautamSheenett4#U: .0n0et1-45523 Rev. *J
• San Jose, CA 95134-1709 • 408-943-2600
Revised July 13, 2011
[+] Feedback

PagesPages 25
Télécharger [ CY14B108N ]


Fiche technique recommandé

No Description détaillée Fabricant
CY14B108K 8-Mbit (1024 K x 8/512 K x 16) nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B108L 8-Mbit (1024 K x 8/512 K x 16) nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B108M 8-Mbit (1024 K x 8/512 K x 16) nvSRAM Cypress Semiconductor
Cypress Semiconductor
CY14B108N 8-Mbit (1024 K x 8/512 K x 16) nvSRAM Cypress Semiconductor
Cypress Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche