CH7308B-TF-TR Datasheet PDF - Chrontel
| Part Number | CH7308B-TF-TR | |
| Description | LVDS Transmitter | |
| Manufacturers | Chrontel | |
| Logo |  |
|
|
There is a preview and CH7308B-TF-TR download ( pdf file ) link at the bottom of this page. Total 22 Pages | ||
Preview 1 page No Preview Available !
Chrontel
CH7308B
CH7308B SDVO1 LVDS Transmitter
Features
General Description
Single/Dual LVDS Transmitter up to 165Mpixels/s The CH7308B is a display controller device, which accepts
Support resolutions up to 1600x1200 (1920x1200 digital graphics input signals, upscales, encodes, and transmits
with reduced blanking)
data through an LVDS transmitter to a LCD panel. This
LVDS low jitter PLL accepts spread spectrum input device accepts one channel of RGB data over three pairs of
LVDS 18-bit and 24-bit outputs
serial data ports.
2D dither engine
Panel protection and power sequencing
The LVDS Transmitter includes a low jitter PLL to generate a
High-speed SDVO1 serial (1G~2Gbps) AC-coupled high frequency serialized clock and all circuitry required to
differential RGB inputs
upscale, encode, serialize and transmit data. The CH7308B
Low voltage interface support to graphics device
supports a maximum pixel rate of 165MP/s.
Programmable power management
Fully programmable through serial port
Configuration through OpCodes1
Complete Windows driver support
Boundary scan support
Offered in a 64-pin LQFP package
The LVDS transmitter includes a panel fitting up-scaler and a
programmable dither function to support 18-bit LCD panels.
Data is encoded into commonly used formats, including those
specified in the OpenLDI and SPWG specifications.
Serialized data is outputted on three to eight differential
channels.
1Intel Proprietary
RESET*
AS
SPC
SPD
SDVO_CLK(+/-)
SDVO_R(+/-)
SDVO_G(+/-)
SDVO_B(+/-)
Serial Port/
Power
Control
Clock Driver
Data Latch,
Serial To
Parallel
STALL(+/-) Generator/
Power Sequencing
SDVO
Character
Decoder
Up-Scaler
XTAL
SC_PROM
SD_PROM
SC_DDC
SD_DDC
SDVO_STALL(+/-)
ENAVDD
ENABKL
XI/FIN, XO
Dither
LVDS PLL
LVDS
Encoder
FIFO
LVDS
Serializer
LVDS
Driver
Figure 1: Functional Block Diagram
LDC[3:0],LDC*[3:0]
LL1C,LL1C*
LDC[7:4],LDC*[7:4]
LL2C,LL2C*
VSWING
201-0000-064 Rev. 3.0, 05/11/2011
1
|
| |
 
CHRONTEL
CH7308B
Pin#
51, 52, 54,
55, 57, 58
Type
In
60, 61
In
47, 48
Out
36, 37
17, 18
33, 39, 42,
45, 34, 40,
43, 46
20, 23, 26,
29, 21, 24,
27, 30
32
Out
Out
Out
Out
In
14 In
15 Out
16, 49
13, 31
19, 25, 38,
44
22, 28, 35,
41
56, 62
53, 59
3
8
Power
Power
Power
Power
Power
Power
Power
Power
Symbol
SDVO_R+/-
SDVO_G+/-
SDVO_B+/-
SDVO_CLK+/-
SDVO_STALL+/-
LL1C, LL1C*
LL2C, LL2C*
LDC[3:0], LDC*[3:0]
Description
SDVO Data Channel Inputs
These pins accept 3 AC-coupled differential pair of inputs from
the digital video port of a graphics controller. These 3 pairs of
inputs can be R, G, B. The differential p-p input voltage has a
maximum value of 1.2V, with a minimum value of 175mV.
Differential Clock Input associated with SDVO Data Channel
(SDVO_R+/-, SDVO_G+/-, SDVO_B+/-)
The range of this clock pair is 100~200MHz. For specific pixel
rates in specific modes, this clock pair will run at an integer
multiple of the pixel rate. Refer to section 2.1.2 for details.
Stall Signal Pair associated with SDVO Data Channel
(SDVO_R+/-, SDVO_G+/-, SDVO_B+/-)
This differential pair is used as a stall indication for a VGA
controller, which is capable of driving out SDVO_R+/-,
SDVO_G+/-, SDVO_B+/- data. When toggling between 100MHz
and 200MHz, the stall indication state is asserted („1‟ value);
when not toggling at all the state is de-asserted („0‟ value). The
differential p-p output voltage has a maximum value of 1.2V, with
a minimum value of 175mV.
LVDS Differential Clock Channel 1
LVDS Differential Clock Channel 2
LVDS Differential Data[3:0]
LDC[7:4], LDC*[7:4] LVDS Differential Data [7:4]
VSWING
XI/FIN
XO
DVDD
DGND
LVDD
LGND
AVDD
AGND
AVDD_PLL
AGND_PLL
LVDS Swing Control
This pin sets the swing level of the LVDS outputs. A 2.4KOhm
resistor should be connected between this pin and LGND using
short and wide traces.
Crystal Input/External Reference Input
A parallel resonant 14.31818 MHz crystal (+/-1000 ppm) should
be attached between this pin and XO. Alternatively, an external
CMOS compatible clock may be used to drive the XI/FIN input.
Crystal Output
A parallel resonant 14.31818 MHz crystal (+/-1000 ppm) should
be attached between this pin and XI/FIN. However, if an external
CMOS clock is attached to XI/FIN, XO should be left open.
Digital Supply Voltage (2.5V)
Digital Ground
LVDS Supply Voltage (3.3V)
LVDS Ground
Analog Supply Voltage (2.5V)
Analog Ground
LVDS PLL Supply Voltage (3.3V)
LVDS PLL Ground
201-0000-064 Rev. 3.0, 05/11/2011
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CH7308B-TF-TR electronic component. |
| Information | Total 22 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ CH7308B-TF-TR.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| CH7308B-TF-TR | The function is LVDS Transmitter. Chrontel | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CH73
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||