|
|
PDF MX25L3237D Data sheet ( Hoja de datos )
| Número de pieza | MX25L3237D | |
| Descripción | 32M-BIT [x 1/x 2/x4] CMOS MXSMIOT FLASH MEMORY | |
| Fabricantes | Macronix International | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MX25L3237D (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
MX25L3237D
MX25L3237D
SERIAL FLASH SPECIFICATION
P/N: PM1393
REV. 1.0, JUL. 16, 2009
1
1 page  
MX25L3237D
32M-BIT [x 1/x 2/x4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
FEATURES
GENERAL
• Serial Peripheral Interface compatible -- Mode 0 and Mode 3
• 32M:33,554,432 x 1 bit structure or 16,772,216 x 2 bits (two I/O read mode) structure or 8,388,608 x 4 bits (four
I/O read mode) structure
• 1024 Equal Sectors with 4K byte each (32Mb)
- Any Sector can be erased individually
• 64 Equal Blocks with 64K byte each (32Mb)
- Any Block can be erased individually
• Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
- VI/O 1.65V to 3.6V for Input/Output
• Latch-up protected to 100mA from -1V to Vcc +1V
PERFORMANCE
• High Performance
- Fast read (VI/O=2.7V~3.6V)
- 1 I/O: 86MHz with 8 dummy cycles
- 2 I/O: 75MHz with 4 dummy cycles
- 4 I/O: 75MHz with 6 dummy cycles
- Fast read (VI/O=1.65V~2.7V)
- 1 I/O: 40MHz with 8 dummy cycles
- 2 I/O: 33MHz with 4 dummy cycles
- 4 I/O: 33MHz with 6 dummy cycles
- When VI/O > 2.7V
- Fast access time: 86MHz serial clock
- Serial clock of four I/O read mode: 75MHz, which is equivalent to 300MHz
- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
- Byte program time: 9us (typical)
- Continuously program mode (automatically increase address under word program mode)
- Fast erase time: 60ms (typ.)/sector (4K-byte per sector); 0.7s(typ.) /block (64K-byte per block); 25s(typ.) /chip
• Low Power Consumption
- Low active read current: 25mA(max.) at 86MHz, and 10mA(max.) at 33MHz
- Low active programming current: 20mA (max.)
- Low active erase current: 20mA (max.)
- Low standby current: 20uA (max.)
• Typical 100,000 erase/program cycles
• 20 years of data retention
SOFTWARE FEATURES
• Input Data Format
- 1-byte Command code
• Advanced Security Features
- Block lock protection
The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instruc-
tions
- Additional 4K bit secured OTP for unique identifier
• Auto Erase and Auto Program Algorithm
P/N: PM1393
REV. 1.0, JUL. 16, 2009
5
5 Page 
Table 2. Protected Area Sizes
Status bit
BP3 BP2 BP1
000
000
001
001
010
010
011
011
100
100
101
101
110
110
111
111
BP0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Protect Level
32Mb
0 (none)
1 (1block, block 63th)
2 (2blocks, block 62th-63th)
3 (4blocks, block 60th-63th)
4 (8blocks, block 56th-63th)
5 (16blocks, block 48th-63th)
6 (32blocks, block 32th-63th)
7 (64blocks, all)
8 (64blocks, all)
9 (32blocks, block 0th-31th)
10 (48blocks, block 0th-47th)
11 (56blocks, block 0th-55th)
12 (60blocks, block 0th-59th)
13 (62blocks, block 0th-61th)
14 (63blocks, block 0th-62th)
15 (64blocks, all)
MX25L3237D
II. Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit one-time program area for setting device
unique serial number - Which may be set by factory or system customer. Please refer to table 3. 4K-bit secured
OTP definition.
- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going
through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.
- Customer may lock down the customer lockable secured OTP by writing WRSCUR(write security register)
command to set customer lock-down bit1 as "1". Please refer to table of "security register definition" for security
register bit definition and table of "4K-bit secured OTP definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. In 4K-bit secured OTP
mode, array access is not allowed.
Table 3. 4K-bit Secured OTP Definition
Address range
Size
xxx000~xxx00F
128-bit
xxx010~xxx1FF
3968-bit
Standard Factory Lock
ESN (electrical serial number)
N/A
Customer Lock
Determined by customer
P/N: PM1393
REV. 1.0, JUL. 16, 2009
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MX25L3237D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MX25L3237D | 32M-BIT [x 1/x 2/x4] CMOS MXSMIOT FLASH MEMORY | Macronix International |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |