|
|
PDF GD25Q32B Data sheet ( Hoja de datos )
| Número de pieza | GD25Q32B | |
| Descripción | Uniform sector dual and quad serial flash | |
| Fabricantes | ELM | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GD25Q32B (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
GD25Q32
DATASHEET
44 - 1
Rev.1.2
1 page  
UDnuiafol raGmndDSQ2ecu5taoQdr3S2erBiaxl IFGlaxshUniform sector dual and quad seriaGlDfl2a5sQh32B
2. GENERAL DESCRIPTION
The GD25Q32B (32M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the
Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O
data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of
480Mbits/s.
CONNECTION DIAGRAM
CS# 1
8 VCC
SO
WP#
27
Top View
36
HOLD#
SCLK
VSS 4
5 SI
8–LEAD SOP/TSOP/DIP
CS# 1
SO 2
WP# 3
VSS 4
Top View
8–LEAD WSON
8 VCC
7 HOLD#
6 SCLK
5 SI
Top View
4
NC VCC WP# HOLD# NC NC
3
NC VSS NC SI NC NC
2
NC SCLK CS# SO NC NC
1
NC NC NC NC NC NC
A BCDE F
24-BALL TFBGA
PIN DESCRIPTION
Pin Name
I/O
CS# I
SO (IO1)
I/O
WP# (IO2)
I/O
VSS
SI (IO0)
I/O
SCLK
I
HOLD# (IO3)
I/O
VCC
Description
Chip Select Input
Data Output (Data Input Output 1)
Write Protect Input (Data Input Output 2)
Ground
Data Input (Data Input Output 0)
Serial Clock Input
Hold Input (Data Input Output 3)
Power Supply
5
44 - 5
Rev.1.2
5 Page 
UDnuiafol raGmnDdSQ2ecu5taQodr3S2eBriaxl IFGlaxshUniform sector dual and quad seriGalDf2la5sQh32B
6. STATUS REGISTER
S15
SUS
S14
CMP
S13
Reserved
S12
Reserved
S11
Reserved
S10
LB
S9 S8
QE SRP1
S7 S6 S5 S4 S3 S2 S1 S0
SRP0
BP4
BP3
BP2
BP1
BP0
WEL
WIP
The status and control bits of the Status Register are as follows:
WIP bit.
The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress.
When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0,
means the device is not in program/erase/write status register progress.
WEL bit.
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal
Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or
Erase command is accepted.
BP4, BP3, BP2, BP1, BP0 bits.
The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software
protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command.
When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in
Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block
Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The
Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, BP0) bits and CMP are all 0 or all 1.
SRP1, SRP0 bits.
The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP
bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time
programmable protection.
SRP1 SRP0 #WP
Status Register
Description
0 0X
Software Protected
The Status Register can be written to after a Write Enable
command, WEL=1.(Default)
010
Hardware Protected
WP#=0, the Status Register locked and can not be written to.
011
Hardware Unprotected
WP#=1, the Status Register is unlocked and can be written to
after a Write Enable command, WEL=1.
Status Register is protected and can not be written to again
1 0 X Power Supply Lock-Down(1)
until the next Power-Down, Power-Up cycle.
1 1X
One Time Program
Status Register is permanently protected and can not be
written to.
NOTE:
1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
11
44 - 11
Rev.1.2
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet GD25Q32B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GD25Q32 | Uniform sector dual and quad serial flash | ELM |
| GD25Q32B | Uniform sector dual and quad serial flash | ELM |
| GD25Q32B | Uniform Sector Dual and Quad SPI Flash |  GigaDevice |
| GD25Q32C | 3.3V Uniform Sector Dual and Quad Serial Flash | ELM |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |