DataSheetWiki


P3P85R01A fiches techniques PDF

ON Semiconductor - 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device

Numéro de référence P3P85R01A
Description 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





P3P85R01A fiche technique
P3P85R01A
3.3V, 75 MHz to 200 MHz
LVCMOS TIMING SAFE]
Peak EMI Reduction Device
Functional Description
P3P85R01A is a versatile, 3.3 V, LVCMOS, wide frequency range,
TIMING SAFE Peak EMI reduction device. TIMING SAFE
technology is the ability to modulate a clock source with Spread
Spectrum technology and maintain synchronization with any
associated data path. Refer to Figure 3.
P3P85R01A has an SSEXTR pin that selects different frequency
deviations depending upon the value of the resistor connected between
this pin and GND.
P3P85R01A has a DLY_CTRL pin used for adjusting the
Input-Output clock delay, depending upon the value of capacitor
connected at this pin to GND. The DLY_CTRL output phase is
complementary to that of ModOUT clock. This signal enables better
EMI management.
P3P85R01A has a Bypass pin to bypass PLL. The device works
from 100 Hz to 200 MHz with a fixed input to output delay when in
Bypass mode.
P3P85R01A has a PLLOUT_DLY for adjusting the PLL Output
clock delay during power up time depending upon the value of
capacitor connected at this pin to VDD. During power up time,
ModOUT will be of the same frequency as CLKIN with a fixed input
to output delay.
General Features
1x, LVCMOS Peak EMI Reduction
Input Frequency Range: 75 MHz 200 MHz
Output Frequency Range: 75 MHz 200 MHz
Analog Deviation Selection
Analog InputOutput Delay Control
Analog PLL Output Delay Control
Low CycletoCycle Jitter
Supply Voltage: 3.3 V ± 0.3 V
8 pin, WDFN, 2 mm x 2 mm (TDFN) Package
Operating Temperature Range: 0°C to +70°C
These Devices are PbFree, Halogen Free/BFR Free and are RoHS
Compliant
Application
P3P85R01A is targeted for use in Displays, Giga LAN and SDRAM
applications.
http://onsemi.com
MARKING
DIAGRAMS
1
WDFN8
CASE 511AQ
1
DEMG
G
DE = Specific Device Code
M = Date Code
G = PbFree Device
(Note: Microdot may be in either location)
PIN CONFIGURATION
CLKIN 1
8 VDD
Bypass 2
7 PLLOUT_DLY
P3P85R01A
SSEXTR 3
6 DLY_CTRL
GND 4
5 ModOUT
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
May, 2011 Rev. 1
1
Publication Order Number:
P3P85R01A/D

PagesPages 8
Télécharger [ P3P85R01A ]


Fiche technique recommandé

No Description détaillée Fabricant
P3P85R01A 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device ON Semiconductor
ON Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche