DataSheetWiki


74ALVC16373 fiches techniques PDF

ON Semiconductor - Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch

Numéro de référence 74ALVC16373
Description Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





74ALVC16373 fiche technique
74ALVC16373
Low−Voltage 1.8/2.5/3.3 V
16−Bit Transparent Latch
With 3.6 VTolerant Inputs and Outputs
(3State, NonInverting)
The 74ALVC16373 is an advanced performance, noninverting
16bit transparent latch. It is designed for very highspeed, very
lowpower operation in 1.8 V, 2.5 V or 3.3 V systems. The
ALVC16373 is byte controlled, with each byte functioning identically,
but independently. Each byte has separate Output Enable and Latch
Enable inputs. These control pins can be tied together for full 16bit
operation.
The 74ALVC16373 contains 16 Dtype latches with 3state
3.6 Vtolerant outputs. When the Latch Enable (LEn) inputs are
HIGH, data on the Dn inputs enters the latches. In this condition, the
latches are transparent, (a latch output will change state each time its D
input changes). When LE is LOW, the latch stores the information that
was present on the D inputs a setup time preceding the
HIGHtoLOW transition of LE. The 3state outputs are controlled
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches.
Designed for Low Voltage Operation: VCC = 1.653.6 V
3.6V Tolerant Inputs and Outputs
High Speed Operation: 3.6 ns max for 3.0 to 3.6 V
4.5 ns max for 2.3 to 2.7 V
6.8 ns max for 1.65 to 1.95 V
Static Drive: ±24 mA Drive at 3.0 V
±12 mA Drive at 2.3 V
±4 mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
IOFF Specification Guarantees High Impedance When VCC = 0 V
Near Zero Static Supply Current in All Three Logic States (40 mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds ±250 mA @ 125°C
ESD Performance: Human Body Model >2000 V; Machine Model
>200 V
Second Source to Industry Standard 74ALVC16373
†To ensure the outputs activate in the 3state condition, the output enable pins
should be connected to VCC through a pullup resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
http://onsemi.com
MARKING DIAGRAM
48
48
1
TSSOP48
DT SUFFIX
CASE 1201
74ALVC16373DT
AWLYYWW
1
A = Assembly
Location
WL = Wafer Lot
YY = Year
WW = Work Week
PIN NAMES
Pins
Function
OEn
LEn
D0D15
O0O15
Output Enable Inputs
Latch Enable Inputs
Inputs
Outputs
ORDERING INFORMATION
Device
Package
Shipping
74ALVC16373DTR TSSOP 2500/Tape & Reel
© Semiconductor Components Industries, LLC, 2006
June, 2006 Rev. 1
1
Publication Order Number:
74ALVC16373/D

PagesPages 11
Télécharger [ 74ALVC16373 ]


Fiche technique recommandé

No Description détaillée Fabricant
74ALVC16373 Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs Fairchild Semiconductor
Fairchild Semiconductor
74ALVC16373 Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch ON Semiconductor
ON Semiconductor
74ALVC16373GX Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs Fairchild Semiconductor
Fairchild Semiconductor
74ALVC16373MTD Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs Fairchild Semiconductor
Fairchild Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche