|
|
Número de pieza | M95256-DRE | |
Descripción | 256-Kbit serial SPI bus EEPROM | |
Fabricantes | STMicroelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de M95256-DRE (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! M95256-DRE
256-Kbit serial SPI bus EEPROM - 105 °C Operation
SO8 (MN)
150 mil width
TSSOP8 (DW)
169 mil width
WFDFPN8 (MF)
2 x 3 mm
Datasheet - production data
Features
• Compatible with the Serial Peripheral Interface
(SPI) bus
• Memory array
– 256 Kbit (32 Kbytes) of EEPROM
– Page size: 64 bytes
– Write protection by block: 1/4, 1/2 or whole
memory
– Additional Write lockable Page
(Identification page)
• Extended temperature and voltage range
– Up to 105 °C (VCC from 1.8 V to 5.5 V)
• High speed clock frequency
– 20 MHz for VCC ≥ 4.5 V
– 10 MHz for VCC ≥ 2.5 V
– 5 MHz for VCC ≥ 1.8 V
• Schmitt trigger inputs for noise filtering
• Short Write cycle time
– Byte Write within 4 ms
– Page Write within 4 ms
• Write cycle endurance
– 4 million Write cycles at 25 °C
– 1.2 million Write cycles at 85 °C
– 900 k Write cycles at 105 °C
• Data retention
– more than 50 years at 105 °C
– 200 years at 55 °C
• ESD Protection (Human Body Model)
– 4000 V
• Packages
– RoHS-compliant and halogen-free
(ECOPACK2®)
February 2015
This is information on a product in full production.
DocID027468 Rev 1
1/41
www.st.com
1 page M95256-DRE
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
8-pin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Hold mode activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Write Enable (WREN) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Write Disable (WRDI) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Read Status Register (RDSR) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Write Status Register (WRSR) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Read from Memory Array (READ) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Byte Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Page Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Read Identification Page sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Write Identification Page sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Read Lock Status sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Lock ID sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Serial output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
SO8N – 8-lead plastic small outline, 150 mils body width, package outline . . . . . . . . . . . . 35
TSSOP8 – 8-lead thin shrink small outline, package outline . . . . . . . . . . . . . . . . . . . . . . . 36
WFDFPN8 (MLP8) – 8-lead very thin fine pitch dual flat package no lead
2 x 3 mm, 0.5 mm, package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
DocID027468 Rev 1
5/41
5
5 Page M95256-DRE
Operating features
3.3 Hold mode
The Hold (HOLD) signal is used to pause any serial communications with the device without
resetting the clocking sequence.
The Hold mode starts when the Hold (HOLD) signal is driven low and the Serial Clock (C) is
low (as shown in Figure 4). During the Hold mode, the Serial Data output (Q) is high
impedance, and the signals present on Serial Data input (D) and Serial Clock (C) are not
decoded. The Hold mode ends when the Hold (HOLD) signal is driven high and the Serial
Clock (C) is or becomes low.
Figure 4. Hold mode activation
#
(/,$
(OLD
CONDITION
(OLD
#COONNDDIITTIIOONN
-36
Deselecting the device while it is in Hold mode resets the paused communication.
3.4
3.4.1
Protocol control and data protection
Protocol control
The Chip Select (S) input offers a built-in safety feature, as the S input is edge-sensitive as
well as level-sensitive: after power-up, the device is not selected until a falling edge has first
been detected on Chip Select (S). This ensures that Chip Select (S) must have been high
prior to going low, in order to start the first operation.
For Write commands (WRITE, WRSR, WRID, LID) to be accepted and executed:
• the Write Enable Latch (WEL) bit must be set by a Write Enable (WREN) instruction
• a falling edge and a low state on Chip Select (S) during the whole command must be
decoded
• instruction, address and input data must be sent as multiple of eight bits
• the command must include at least one data byte
• Chip Select (S) must be driven high exactly after a data byte boundary
Write command can be discarded at any time by a rising edge on Chip Select (S) outside of
a byte boundary.
To execute Read commands (READ, RDSR, RDID, RDLS), the device must decode:
• a falling edge and a low level on Chip Select (S) during the whole command
• instruction and address as multiples of eight bits (bytes)
From this step, data bits are shifted out until the rising edge on Chip Select (S).
DocID027468 Rev 1
11/41
40
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet M95256-DRE.PDF ] |
Número de pieza | Descripción | Fabricantes |
M95256-DRE | 256-Kbit serial SPI bus EEPROM | STMicroelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |