|
|
PDF MPC92429 Data sheet ( Hoja de datos )
| Número de pieza | MPC92429 | |
| Descripción | 400 MHz Low Voltage PECL Clock Synthesizer | |
| Fabricantes | Motorola Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MPC92429 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC92429/D
Rev 0, 09/2003
400 MHz Low Voltage PECL
Clock Synthesizer
MPC92429
The MPC92429 is a 3.3V compatible, PLL based clock synthesizer
targeted for high performance clock generation in mid-range to
high-performance telecom, networking and computing applications. With
output frequencies from 25 MHz to 400 MHz and the support of differential
PECL output signals the device meets the needs of the most demanding
clock applications.
400 MHZ LOW VOLTAGE
CLOCK SYNTHESIZER
Features
• 25 MHz to 400 MHz synthesized clock output signal
• Differential PECL output
• LVCMOS compatible control inputs
• On-chip crystal oscillator for reference frequency generation
• 3.3V power supply
• Fully integrated PLL
• Minimal frequency overshoot
• Serial 3-wire programming interface
• Parallel programming interface for power-up
• 32 lead LQFP and 28 PLCC packaging
• SiGe Technology
• Ambient temperature range 0°C to +70°C
• Pin and function compatible to the MC12429 and MPC9229
Functional Description
The internal crystal oscillator uses the external quartz crystal as the
basis of its frequency reference. The frequency of the internal crystal
oscillator is divided by 16 and then multiplied by the PLL. The VCO within
the PLL operates over a range of 200 to 400 MHz. Its output is scaled by a
divider that is configured by either the serial or parallel interfaces. The
crystal oscillator frequency fXTAL, the PLL feedback-divider M and the PLL
post-divider N determine the output frequency.
FN SUFFIX
28--LEAD PLCC PACKAGE
CASE 776
FA SUFFIX
32 LEAD LQFP PACKAGE
CASE 873A
The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to be⋅M times the reference frequency by
adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve phase lock.
The PLL will be stable if the VCO frequency is within the specified VCO frequency range (200 to 400 MHz). The M-value must be
programmed by the serial or parallel interface.
The PLL post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division
ratios (1, 2, 4, or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven
differentially from the output divider, and is capable of driving a pair of transmission lines terminated 50Ω to VCC – 2.0V. The
positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize
noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0]
inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes
valid. On the LOW–to–HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the
serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control
inputs from floating.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The
configuration latches will capture the value of the shift register on the HIGH–to–LOW edge of the S_LOAD input. See the
programming section for more information. The TEST output reflects various internal node values, and is controlled by the T[2:0]
bits in the serial data stream. In order to minimize the PLL jitter, it is recommended to avoid active signal on the TEST output.
Motorola, Inc. 2003
1 page  
MPC92429
Table 6. AC Characteristics (VCC = 3.3V ± 5%, TA = 0°C to +70°C)a
Symbol
Characteristics
Min Typ Max Unit Condition
fXTAL
fVCO
fMAX
Crystal interface frequency range
VCO frequency rangeb
Output Frequency
DC Output duty cycle
10 20 MHz
200 400 MHz
N = 00 (÷1)
N = 01 (÷2)
N = 10 (÷4)
N = 11 (÷8)
200
100
50
25
400 MHz
200 MHz
100 MHz
50 MHz
45 50 55 %
tr, tf
fS_CLOCK
tP,MIN
tS
Output Rise/Fall Time
Serial interface programming clock frequencyc
Minimum pulse width
(S_LOAD, P_LOAD)
Setup Time
S_DATA to S_CLOCK
S_CLOCK to S_LOAD
M, N to P_LOAD
0.05
0
50
20
20
20
0.3 ns 20% to 80%
10 MHz
ns
ns
ns
ns
tS Hold Time
S_DATA to S_CLOCK
M, N to P_LOAD
20
20
ns
ns
tJIT(PER)
Period Jitter
25 ps
tLOCK
Maximum PLL Lock Time
10 ms
a. AC characteristics apply for parallel output termination of 50Ω to VTT.
b. The input frequency fXTAL and the PLL feedback divider M must match the VCO frequency range: fVCO = fXTAL ⋅ M ÷ 4.
c. The frequency of S_CLOCK is limited to 10 MHz in serial programming mode. S_CLOCK can be switched at higher frequencies when used
as test clock in test mode 6. See application section for more details.
TIMING SOLUTIONS
5
MOTOROLA
5 Page 
MPC92429
PIN 1 INDEX
OUTLINE DIMENSIONS
FA SUFFIX
LQFP PACKAGE
CASE 873A-03
ISSUE B
6
D1
4X
0.20 H A- B D
D1/2
32 25
e/2
3 A, B, D
1
E1/2 A
6 E1
8
DETAIL G
B
E4
17 E/2
F
DETAIL G
F
7
4X
0.20 C A- B D
9D
D/2 4
D
H 28X e
SEATING
PLANE
C
DETAIL AD
32X 0.1 C
PLATING
BASE
METAL
b1
c c1
A A2
A1
8X (θ1_)
R R2
R R1
b 58
0.20 M C A- B D
SECTION F- F
0.25
GAUGE PLANE
(S)
L
(L1)
DETAIL AD
θ_
NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994.
3. DATUMS A, B, AND D TO BE DETERMINED AT
DATUM PLANE H.
4. DIMENSIONS D AND E TO BE DETERMINED AT
SEATING PLANE C.
5. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED
THE MAXIMUM b DIMENSION BY MORE THAN
0.08- mm. DAMBAR CANNOT BE LOCATED ON THE
LOWER RADIUS OR THE FOOT. MINIMUM SPACE
BETWEEN PROTRUSION AND ADJACENT LEAD OR
PROTRUSION: 0.07- mm.
6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS
0.25- mm PER SIDE. D1 AND E1 ARE MAXIMUM
PLASTIC BODY SIZE DIMENSIONS INCLUDING
MOLD MISMATCH.
7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
8. THESE DIMENSIONS APPLY TO THE FLAT
SECTION OF THE LEAD BETWEEN 0.1- mm AND
0.25- mm FROM THE LEAD TIP.
MILLIMETERS
DIM MIN MAX
A 1.40 1.60
A1 0.05 0.15
A2 1.35 1.45
b 0.30 0.45
b1 0.30 0.40
c 0.09 0.20
c1 0.09 0.16
D 9.00 BSC
D1 7.00 BSC
e 0.80 BSC
E 9.00 BSC
E1 7.00 BSC
L 0.50 0.70
L1 1.00 REF
θ 0_ 7_
θ1 12_REF
R1 0.08 0.20
R2 0.08 - - -
S 0.20 REF
TIMING SOLUTIONS
11
MOTOROLA
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet MPC92429.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MPC92429 | 400 MHz Low Voltage PECL Clock Synthesizer | Motorola Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |